Effective datapath logic extraction techniques using connection vectors
暂无分享,去创建一个
[1] Yao-Wen Chang,et al. NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Yu Wang,et al. Effective regularity extraction and placement techniques for datapath-intensive circuits , 2017, IET Circuits Devices Syst..
[3] Earl E. Swartzlander,et al. Structure-Aware Placement Techniques for Designs With Datapaths , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] J. Andres Torres,et al. High Performance Lithography Hotspot Detection With Successively Refined Pattern Identifications and Machine Learning , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Gotaro Odawara,et al. Partitioning and Placement Technique for CMOS Gate Arrays , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Yoshua Bengio,et al. Gradient-based learning applied to document recognition , 1998, Proc. IEEE.
[7] Iris Hui-Ru Jiang,et al. Machine-Learning-Based Hotspot Detection Using Topological Classification and Critical Feature Extraction , 2015, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Dongjin Lee,et al. SimPL: An effective placement algorithm , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).