A 16-bit 16-MS/s SAR ADC With On-Chip Calibration in 55-nm CMOS

This paper presents a successive approximation register (SAR) analog-to-digital converter (ADC) that is much smaller and faster than other recently reported precision (16-bit and beyond) SAR ADCs. In addition, it features low input capacitance and an efficient on-chip foreground calibration algorithm to fix bit weight errors. Several other enabling techniques are also used, including signal independent reference using reservoir capacitors to improve speed and reduce area, plus LSB repeats and statistical residue measurement to improve efficiency. The prototype achieves 97.5-dB spurious-free dynamic range at 100-kHz input while operating at 16 MS/s and consumes 16.3 mW. It was fabricated in a 55-nm CMOS process and occupies 0.55 mm2.

[1]  Wenbo Liu,et al.  A 12-bit, 45-MS/s, 3-mW Redundant Successive-Approximation-Register Analog-to-Digital Converter With Digital Calibration , 2011, IEEE Journal of Solid-State Circuits.

[2]  Michael C. W. Coln,et al.  All-Digital Background Calibration of a Successive Approximation ADC Using the “Split ADC” Architecture , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  P. Ferguson,et al.  An 18 b 10 mu s self-calibrating ADC , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[4]  Colin Lyden,et al.  An 18 b 12.5 MS/s ADC With 93 dB SNR , 2010, IEEE Journal of Solid-State Circuits.

[5]  Ron Kapusta,et al.  A 16 bit linear passive-charge-sharing SAR ADC in 55nm CMOS , 2016, 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[6]  Ramesh Harjani,et al.  High linearity PVT tolerant 100MS/s rail-to-rail ADC driver with built-in sampler in 65nm CMOS , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[7]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[8]  Cho-Ying Lu,et al.  A 12b 70MS/s SAR ADC with digital startup calibration in 14nm CMOS , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[9]  F. Kuttner,et al.  A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13μm CMOS , 2002 .

[10]  Won Namgoong,et al.  A 3.3fJ/conversion-step 250kS/s 10b SAR ADC using optimized vote allocation , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[11]  M. Wagdy,et al.  Linearizing average transfer characteristics of ideal ADC's via analog and digital dither , 1994 .

[12]  Colin Lyden,et al.  An 18 b 5 MS/s SAR ADC with 100.2 dB dynamic range , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[13]  Wan Kim,et al.  A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI-SAR) ADC , 2016, IEEE Journal of Solid-State Circuits.

[14]  Arthur H. M. van Roermund,et al.  A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step , 2013, IEEE Journal of Solid-State Circuits.

[15]  Soon-Jyh Chang,et al.  A 9-bit 150-MS/s 1.53-mW subranged SAR ADC in 90-nm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[16]  D.A. Hodges,et al.  A self-calibrating 15 bit CMOS A/D converter , 1984, IEEE Journal of Solid-State Circuits.

[17]  A.P. Chandrakasan,et al.  An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes , 2007, IEEE Journal of Solid-State Circuits.

[18]  Kathleen Philips,et al.  A 46 $\mu \text{W}$ 13 b 6.4 MS/s SAR ADC With Background Mismatch and Offset Calibration , 2017, IEEE Journal of Solid-State Circuits.

[19]  Michael P. Flynn,et al.  A SAR-Assisted Two-Stage Pipeline ADC , 2011, IEEE Journal of Solid-State Circuits.

[20]  Ron Kapusta,et al.  A 16-bit 16MS/s SAR ADC with on-chip calibration in 55nm CMOS , 2017, 2017 Symposium on VLSI Circuits.

[21]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[22]  Eitake Ibaragi,et al.  A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[23]  Jan Craninckx,et al.  A 60 dB SNDR 35 MS/s SAR ADC With Comparator-Noise-Based Stochastic Residue Estimation , 2015, IEEE Journal of Solid-State Circuits.

[24]  Yeonam Yoon,et al.  A 0.7-V 0.6- $\mu \text{W}$ 100-kS/s Low-Power SAR ADC With Statistical Estimation-Based Noise Reduction , 2017, IEEE Journal of Solid-State Circuits.

[25]  Takashi Morie,et al.  A 4.2 mW 50 MS/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques , 2015, IEEE Journal of Solid-State Circuits.

[26]  Pierluigi Nuzzo,et al.  Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  F. Kuttner.  A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13/spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[28]  Boris Murmann,et al.  15.7 14b 35MS/S SAR ADC achieving 75dB SNDR and 99dB SFDR with loop-embedded input buffer in 40nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[29]  Hae-Seung Lee,et al.  A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration , 2014, IEEE Journal of Solid-State Circuits.

[30]  Yan Zhang,et al.  A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-to-16fJ/conversion-step , 2012, 2012 IEEE International Solid-State Circuits Conference.

[31]  Tadahiro Kuroda,et al.  A 0.5 V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[32]  Derek Hummerston,et al.  An 18-bit 2MS/s pipelined SAR ADC utilizing a sampling distortion cancellation circuit with −107dB THD at 100kHz , 2017, 2017 Symposium on VLSI Circuits.

[33]  Bram Nauta,et al.  A 1.35 GS/s, 10 b, 175 mW Time-Interleaved AD Converter in 0.13 µm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[34]  Jan Craninckx,et al.  A 70 dB SNDR 200 MS/s 2.3 mW dynamic pipelined SAR ADC in 28nm digital CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[35]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.

[36]  Hae-Seung Lee,et al.  Comparator-based switched-capacitor circuits for scaled CMOS technologies , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[37]  Arthur H. M. van Roermund,et al.  11.1 An oversampled 12/14b SAR ADC with noise reduction and linearity enhancements achieving up to 79.1dB SNDR , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[38]  Jan Craninckx,et al.  A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[39]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .