The Second Generation MOTIS Mixed-Mode Simulator

This paper describes the second generation MOTIS mixed-mode simulator. In particular, It extends the current modeling capabilities to include resistors, floating capacitors, and bidirectional transmission gates. It employs a relaxation algorithm with local time-step control for timing simulation, and a switch level approach for unit delay simulation. It provides logic and timing verification for general MOS circuits in a mixed-mode environment. The new simulator is being used for production chips, and it is more accurate, flexible, and efficient than the existing MOTIS mixed-mode simulator.

[1]  Hugo De Man,et al.  Local Relaxation Algorithms for Event-Driven Simulation of MOS Networks Including Assignable Delay Modeling , 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Ajoy K. Bose,et al.  A Multiple Delay Simulator for MOS LSI Circuits , 1980, 17th Design Automation Conference.

[3]  Randal E. Bryant,et al.  A Switch-Level Model and Simulator for MOS Digital Systems , 1984, IEEE Transactions on Computers.

[4]  Vishwani D. Agrawal,et al.  A Mixed-Mode Simulator , 1980, 17th Design Automation Conference.

[5]  L. J. Bock,et al.  Paper 2. , 1973, The Australian journal of physiotherapy.

[6]  Alberto L. Sangiovanni-Vincentelli,et al.  The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated Circuits , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Basant R. Chawla,et al.  Motis - an mos timing simulator , 1975 .

[8]  Chi-Yuan Lo,et al.  A Data Structure for MOS Circuits , 1983, 20th Design Automation Conference Proceedings.

[9]  H. Markowitz.  The Elimination form of the Inverse and its Application to Linear Programming , 1957 .