A symbolic simulation-based methodology for generating black-box timing models of custom macrocells

We present a methodology for generating black-box timing models for full-custom transistor-level CMOS circuits. Our approach utilizes transistor-level ternary symbolic timing simulation to explore the input arrival time space and determine the input arrival time windows that result in proper operation. This approach integrates symbolic timing simulation into existing static timing analysis flows and allows automated modelling of the timing behavior of aggressive full-custom circuit design styles.

[1]  Randal E. Bryant,et al.  CMOS circuit verification with symbolic switch-level timingsimulation , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Randal E. Bryant,et al.  Computing logic-stage delays using circuit simulation and symbolic Elmore analysis , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[3]  M. A. Cirit.  Characterizing a VLSI standard cell library , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[4]  D. Patel.  CHARMS: characterization and modeling system for accurate delay prediction of ASIC designs , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[5]  R. O. Sather.  Electronic Engineering , 1963, Nature.

[6]  Hakan Yalcin,et al.  Functional timing analysis for IP characterization , 1999, DAC '99.

[7]  Robert B. Hitchcock,et al.  Timing Analysis of Computer Hardware , 1982, IBM J. Res. Dev..

[8]  Alain Greiner,et al.  Hierarchical Static Timing Analysis for CMOS ULSI Circuits , 1999 .

[9]  Randal E. Bryant,et al.  Symbolic functional and timing verification of transistor-level circuits , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[10]  James S. Jephson,et al.  A Three-Value Computer Design Verification System , 1969, IBM Syst. J..