论文信息 - The State-of-the-Art in IC Reverse Engineering

The State-of-the-Art in IC Reverse Engineering

This paper gives an overview of the place of reverse engineering (RE) in the semiconductor industry, and the techniques used to obtain information from semiconductor products. The continuous drive of Moore's law to increase the integration level of silicon chips has presented major challenges to the reverse engineer, obsolescing simple teardowns, and demanding the adoption of new and more sophisticated technology to analyse chips. Hardware encryption embedded in chips adds a whole other level of difficulty to IC analysis. This paper covers product teardowns, and discusses the techniques used for system-level analysis, both hardware and software; circuit extraction, taking the chip down to the transistor level, and working back up through the interconnects to create schematics; and process analysis, looking at how a chip is made, and what it is made of. Examples are also given of each type of RE. The paper concludes with a case study of the analysis of an IC with embedded encryption hardware.

Dick James | Randy Torrance | D. James | R. Torrance

[1] D. Mosher,et al. A 65 nm CMOS technology for mobile and digital signal processing applications , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[2] David G. Seiler,et al. 2005 International Conference on Characterization and Metrology for ULSI Technology , 2005 .

[3] S. Narasimha,et al. High Performance 45-nm SOI Technology with Enhanced Strain, Porous Low-k BEOL, and Immersion Lithography , 2006, 2006 International Electron Devices Meeting.

[4] R. Powers,et al. Metrology Challenges for 45 nm Strained‐Si Devices , 2005 .

[5] Chen Xu,et al. A 1/2.5 inch 8.1Mpixel CMOS Image Sensor for Digital Cameras , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6] S. Takahashi,et al. A 45nm High Performance Bulk Logic Platform Technology (CMOS6) using Ultra High NA(1.07) Immersion Lithography with Hybrid Dual-Damascene Structure and Porous Low-k BEOL , 2006, 2006 International Electron Devices Meeting.