Developing a standardized method for measuring and quantifying dynamic on-state resistance via a survey of low voltage GaN HEMTs

Designing and optimizing high frequency, ultra-efficient converters requires detailed knowledge of the behavior and parasitic parameters for both active and passive components. Recently, wide bandgap transistors have enabled simultaneous increases in both switching frequency and efficiency due to higher maximum operating junction temperature limits, lower dc on-state resistance, and reduced parasitic inductances and capacitances. Yet, the early acceptance of gallium-nitride (GaN) transistors was plagued by detrimental dynamic on-state resistance effects. This non-linear, second-order phenomenon for GaN devices is characterized by an increase in on-state resistance with increasing voltage and temperature stress. While device manufacturers have made significant improvements compared to early generation devices, experimental evidence for a survey of commercial GaN transistors highlights that significant increase in on-state resistance with voltage and temperature stress still exists. This new method for measuring dynamic on-state resistance has the promise to shed new light on the dynamic on-state resistance limitations of GaN devices due to the independent control of drain current, voltage stress, pulse-width for device conduction time, and package temperature. Based on a survey of low voltage GaN transistors, two metrics are proposed not only to quantify the dynamic on-state resistance performance of a specific device, but also to facilitate a fair comparison between different GaN device technologies.

[1]  Robert C. N. Pilawa-Podgurski,et al.  Design of a GaN-based, 9-level flying capacitor multilevel inverter with low inductance layout , 2017, 2017 IEEE Applied Power Electronics Conference and Exposition (APEC).

[2]  B. Lu,et al.  Extraction of Dynamic On-Resistance in GaN Transistors: Under Soft- and Hard-Switching Conditions , 2011, 2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS).

[3]  Tomas Modeer,et al.  Power-dense multilevel inverter module using interleaved GaN-based phases for electric aircraft propulsion , 2018, 2018 IEEE Applied Power Electronics Conference and Exposition (APEC).

[4]  U. Mishra,et al.  The impact of surface states on the DC and RF characteristics of AlGaN/GaN HFETs , 2001 .

[5]  S. Dieckerhoff,et al.  A new Method for Dynamic Ron Extraction of GaN Power HEMTs , 2015 .

[6]  Ralph M. Burkart,et al.  ZVS of Power MOSFETs Revisited , 2016, IEEE Transactions on Power Electronics.

[7]  Jungwoo Joh,et al.  A Current-Transient Methodology for Trap Analysis for GaN High Electron Mobility Transistors , 2011, IEEE Transactions on Electron Devices.

[8]  T. Kazior,et al.  Trapping effects in GaN and SiC microwave FETs , 2002, Proc. IEEE.

[9]  A. E. Belyaev,et al.  Low-frequency noise in AlGaN/GaN HEMT structures with AlN thin film layer , 2006 .

[10]  Chirag R. Kharangate,et al.  Modular heat sink for chip-scale GaN transistors in multilevel converters , 2018, 2018 IEEE Applied Power Electronics Conference and Exposition (APEC).

[11]  D. Bortis,et al.  The ideal switch is not enough , 2016, 2016 28th International Symposium on Power Semiconductor Devices and ICs (ISPSD).

[12]  Robert C. N. Pilawa-Podgurski,et al.  Design and control of a GaN-based, 13-level, flying capacitor multilevel inverter , 2016, 2016 IEEE 17th Workshop on Control and Modeling for Power Electronics (COMPEL).

[13]  J. Driesen,et al.  A novel voltage clamp circuit for the measurement of transistor dynamic on-resistance , 2012, 2012 IEEE International Instrumentation and Measurement Technology Conference Proceedings.

[14]  Zitao Liao,et al.  A 2-kW Single-Phase Seven-Level Flying Capacitor Multilevel Inverter With an Active Energy Buffer , 2017, IEEE Transactions on Power Electronics.

[15]  Eldad Bahat Treidel,et al.  Investigation of the dynamic on-state resistance of 600V normally-off and normally-on GaN HEMTs , 2015, 2015 IEEE Energy Conversion Congress and Exposition (ECCE).

[16]  Mark Johnson,et al.  GaN-HEMT dynamic ON-state resistance characterisation and modelling , 2016, 2016 IEEE 17th Workshop on Control and Modeling for Power Electronics (COMPEL).

[17]  Johan Driesen,et al.  A Fast Voltage Clamp Circuit for the Accurate Measurement of the Dynamic ON-Resistance of Power Transistors , 2015, IEEE Transactions on Industrial Electronics.

[18]  J. D. del Alamo,et al.  Field-effect transistors , 1966 .

[19]  K. Boutros,et al.  1200-V Normally Off GaN-on-Si Field-Effect Transistors With Low Dynamic on -Resistance , 2011, IEEE Electron Device Letters.