CMOS transconductor analysis for low temperature sensitivity based on ZTC MOSFET condition

The necessary conditions to design MOSFET transconductors with low temperature dependence are analysed and defined in this paper. Transconductors, or Gm circuits, are fundamental blocks used to implement adjustable filters, multipliers, controlled oscillators, amplifiers and a large variety of analog circuits. Temperature stability is a must in such applications, and herein we show a strategy that can be used to improve the temperature stability of these transconductors by biasing MOSFETs at transconductance zero-temperature condition (GZTC). This special bias condition is analysed using a MOSFET model which is continuous from weak to strong inversion, and it is proved that this condition always occurs from moderate to strong inversion operation in any CMOS fabrication process. Additionally, a few example circuits are proposed using this technique: a single-ended resistor emulator, an impedance inverter, a first order and a second order filter. These circuits were simulated in a 130 nm CMOS commercial process, resulting improved thermal stability in the main performance parameters, in the range from 27 to 53 ppm/°C.

[1]  H. Grubin.  The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.

[2]  I. Filanovsky,et al.  Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits , 2001 .

[3]  Maryam Shojaei Baghini,et al.  Trimless, PVT Insensitive Voltage Reference Using Compensation of Beta and Thermal Voltage , 2014, 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems.

[4]  Edgar Sanchez-Sinencio,et al.  Low Drop-Out Voltage Regulators: Capacitor-less Architecture Comparison , 2014, IEEE Circuits and Systems Magazine.

[5]  Behzad Razavi.  The Cross-Coupled Pair - Part I [A Circuit for All Seasons] , 2014, IEEE Solid-State Circuits Magazine.

[6]  Z. Czarnul,et al.  MOS transconductors and integrators with high linearity , 1986 .

[7]  Sergio Bampi,et al.  Self-biased CMOS current reference based on the ZTC operation condition , 2014, 2014 27th Symposium on Integrated Circuits and Systems Design (SBCCI).

[8]  E. Sanchez-Sinencio,et al.  Active filter design using operational transconductance amplifiers: A tutorial , 1985, IEEE Circuits and Devices Magazine.

[9]  Behzad Razavi.  The Cross-Coupled Pair?Part III [A Circuit for All Seasons] , 2015, IEEE Solid-State Circuits Magazine.

[10]  C. Galup-Montoro,et al.  A compact model of MOSFET mismatch for circuit design , 2005, IEEE Journal of Solid-State Circuits.

[11]  Slawomir Koziel,et al.  Design of highly linear tunable CMOS OTA for continuous-time filters , 2002 .

[12]  Francisco Serra-Graells,et al.  Sub-1-V CMOS proportional-to-absolute temperature references , 2003, IEEE J. Solid State Circuits.

[13]  Carlos Galup-Montoro,et al.  CMOS Analog Design Using All-Region MOSFET Modeling: Introduction to analog CMOS design , 2010 .

[14]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation, Second Edition , 2004 .

[15]  A.J. Lopez-Martin,et al.  Low-Voltage Super class AB CMOS OTA cells with very high slew rate and power efficiency , 2005, IEEE Journal of Solid-State Circuits.

[16]  Behzad Razavi.  The Cross-Coupled Pair - Part II [A Circuit for All Seasons] , 2014, IEEE Solid-State Circuits Magazine.

[17]  Jose Silva-Martinez,et al.  Wide-Band Inductorless Low-Noise Transconductance Amplifiers With High Large-Signal Linearity , 2014, IEEE Transactions on Microwave Theory and Techniques.