Dynamically Reconfigurable Architectures for Software-Defined Radio in Professional Electronic Applications

Professional embedded electronic applications are found in military, security, or high reliability systems like in avionics and aerospace. They have to meet specific requirements, and they are produced in low or even very low volumes. In this field of applications, telecommunication applications have to face a diversity issue due to the high number of dedicated standards, that are far more numerous than in consumer electronics. Software-defined radio is a very promising technology to solve this issue. Nevertheless, it is a very challenging application that requires high flexibility and high performances. FPGAs are interesting solutions for professional electronic applications thanks to their reconfigurability and their high computation capability. An emerging technique, called dynamic partial reconfiguration allows to bring even more flexibility to FPGAs. This chapter presents the advantages and impacts of leveraging dynamic partial reconfiguration in regards to the requirements of professional electronics and software-defined radio.

[1]  J. Kissing,et al.  Evolution on SoC Integration: GSM Baseband-Radio in 0.13 $\mu{\hbox {m}}$ CMOS Extended by Fully Integrated Power Management Unit , 2008, IEEE Journal of Solid-State Circuits.

[2]  Andrea Baschirotto,et al.  A Fully Reconfigurable Software-Defined Radio Transceiver in 0.13μm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Tobias Becker,et al.  Modular partial reconfigurable in Virtex FPGAs , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[4]  Jean-Didier Legat,et al.  Opportunité d'utiliser la reconfiguration dynamique pour optimiser la consommation d'applications implémentées en FPGA , 2007 .

[5]  Dhiraj K. Pradhan,et al.  22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'07) , 2007 .

[6]  Wolfgang Nebel,et al.  OSSS+R: Modelling and Simulating Self-Reconfigurable Systems , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[7]  Hongzhi Wang,et al.  Managing dynamic reconfiguration on MIMO Decoder , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[8]  Jean-Didier Legat,et al.  Virtualization analysis of a reconfigurable region for adaptive DSP and multimedia applications , 2008 .

[9]  Yang Qu,et al.  SystemC-based design methodology for reconfigurable system-on-chip , 2005, 8th Euromicro Conference on Digital System Design (DSD'05).

[10]  Jeff Mason,et al.  Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[11]  Jürgen Becker,et al.  New tool support and architectures in adaptive reconfigurable computing , 2007, 2007 IFIP International Conference on Very Large Scale Integration.

[12]  Gerardus Johannes Maria Smit,et al.  An OFDM receiver implemented on the coarse-grain reconfigurable Montium processor , 2004 .

[13]  Jean Belzile,et al.  Meeting software defined radio cost and power targets: making SDR feasible , 2005 .

[14]  Sergio D'Angelo,et al.  Evaluation of Single Event Upset Mitigation Schemes for SRAM based FPGAs using the FLIPPER Fault Injection Platform , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[15]  Jean-Didier Legat,et al.  RECOPS: Reconfiguring Programmable Devices for Military Hardware Electronics , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[16]  Axel Jantsch,et al.  The Andres Project: Analysis and Design of Run-Time Reconfigurable, Heterogeneous Systems , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[17]  Ken Chapman.  PicoBlaze 8-Bit Microcontroller for Virtex-II Series Devices , 2003 .

[18]  François Verdier,et al.  Towards a SystemC TLM based Methodology for Platform Design and IP Reuse: Application to Software Defined Radio , 2006, ReCoSoC.

[19]  Yun Zhang,et al.  Strategies and Insights Into Sca-Compliant Waveform Application Development , 2006, MILCOM 2006 - 2006 IEEE Military Communications conference.

[20]  J. Madsen,et al.  Run-time dynamic reconfiguration: a reality check based on FPGA architectures from Xilinx , 2005, 2005 NORCHIP.

[21]  Elliott R. Brown,et al.  RF-MEMS switches for reconfigurable integrated circuits , 1998 .

[22]  Jean-Didier Legat,et al.  An Evaluation of Dynamic Partial Reconfiguration for Signal and Image Processing in Professional Electronics Applications , 2008, EURASIP J. Embed. Syst..

[23]  Rudy Lauwereins,et al.  A Coarse-Grained Array Accelerator for Software-Defined Radio Baseband Processing , 2008, IEEE Micro.

[24]  François Verdier,et al.  Transaction Level Modelling of SCA Compliant Software Defined Radio Waveforms and Platforms PIM/PSM , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[25]  J. Palicot,et al.  Partial Reconfiguration of FPGAs for Dynamical Reconfiguration of a Software Radio Platform , 2007, 2007 16th IST Mobile and Wireless Communications Summit.

[26]  Christian Kranz,et al.  Evolution on SoC Integration : GSM Baseband-Radio in 0.13 μm CMOS Extended by Fully Integrated Power Management Unit , 2008, ISSCC 2008.

[27]  Frank Ghenassia,et al.  Transaction Level Modeling with SystemC , 2005 .

[28]  J. Mitola,et al.  Software radios: Survey, critical evaluation and future directions , 1992, IEEE Aerospace and Electronic Systems Magazine.

[29]  Jean-Didier Legat,et al.  Modeling the impact of bitstreams transfer in dynamically reconfigurable platforms , 2008 .

[30]  Jürgen Becker,et al.  Exploitation of dynamic and partial hardware reconfiguration for on-line power/performance optimization , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[31]  Thilo Pionteck,et al.  A dynamically reconfigurable packet-switched network-on-chip , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[32]  Jean-Didier Legat,et al.  Enabling certification for dynamic partial reconfiguration using a minimal flow , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.