A fully integrated low EMI noise power supply technique for CMOS digital IC’s in automotive applications

A circuit design technique is presented which is able to suppress large EMI (electromagnetic interference) radiated by the power supply lines. Implemented in AMIS 0.35-mum I3T80 process, the proposed circuit can suppress maximum 35-dB di/dt noise at high frequency with only 30-muA quiescent current and 100 pF output capacitance fully integrated on chip. Measurement results show that the developed circuit techniques significantly improve the power supply integrity.

[1]  Manuel Medeiros Silva,et al.  Current-balanced logic for mixed-signal IC's , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[2]  David J. Allstot,et al.  CMOS current steering logic for low-voltage mixed-signal integrated circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Jean-Michel Redoute,et al.  EMI resisting CMOS differential pair structure , 2006 .

[4]  L. Colalongo,et al.  Robust design of low EMI susceptibility CMOS OpAmp , 2004, IEEE Transactions on Electromagnetic Compatibility.

[5]  W. Sansen.  Challenges in analog IC design submicron CMOS technologies , 1996, 1996 IEEE-CAS Region 8 Workshop on Analog and Mixed IC Design. Proceedings.