Low-power and variation-aware approximate arithmetic units for Image Processing Applications

Abstract In applications such as image processing and machine learning, imprecision can be tolerated because of the nature of the application itself or the limitation of human senses. By using the approximate computation in parts of imprecision-tolerant applications, where the output quality can be slightly degraded, significant power, delay, or area reductions can be achieved. In this paper, three approximate full adders with reasonable accuracy, low power, and low delay are proposed. The effects of die-to-die (D2D) process variation on the threshold voltage of approximate full adders have been evaluated, and a method has been proposed to reduce the effects of variability. For evaluating the accuracy and the variability, these approximate full adders have been used and analyzed in the ripple carry adder structure and image Sharpening algorithm. In terms of power-delay-product (PDP), accuracy, and area for uniformly distributed inputs, one of the presented approximate full adders exhibits the best performance, and another one shows the best peak-signal-to-noise ratio (PSNR) for real images.

[1]  Fabrizio Lombardi,et al.  Approximate XOR/XNOR-based adders for inexact computing , 2013, 2013 13th IEEE International Conference on Nanotechnology (IEEE-NANO 2013).

[2]  Chenghua Wang,et al.  High-performance approximate half and full adder cells using NAND logic gate , 2019, IEICE Electron. Express.

[3]  Masoud Dehyadegari,et al.  Linear-time error calculation for approximate adders , 2021, Comput. Electr. Eng..

[4]  Mehdi Kamal,et al.  RAP-CLA: A Reconfigurable Approximate Carry Look-Ahead Adder , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Neeta Pandey,et al.  Approximate Karatsuba multiplier for error-resilient applications , 2021 .

[6]  Toshinori Sato,et al.  A low-power configurable adder for approximate applications , 2018, 2018 19th International Symposium on Quality Electronic Design (ISQED).

[7]  Scott A. Mahlke,et al.  SAGE: Self-tuning approximation for graphics engines , 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[8]  Ulf Schlichtmann,et al.  Statistical Training for Neuromorphic Computing using Memristor-based Crossbars Considering Process Variations and Noise , 2020, 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  Caro Lucas,et al.  Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Mohammad Reza Reshadinezhad,et al.  LAHAF: Low-power, area-efficient, and high-performance approximate full adder based on static CMOS , 2021, Sustain. Comput. Informatics Syst..

[11]  Luis Ceze,et al.  Architecture support for disciplined approximate programming , 2012, ASPLOS XVII.

[12]  Mohammad Hossein Moaiyeri,et al.  Energy and area efficient imprecise compressors for approximate multiplication at nanoscale , 2019, AEU - International Journal of Electronics and Communications.

[13]  Sergio Bampi,et al.  Design Methodology to Explore Hybrid Approximate Adders for Energy-Efficient Image and Video Processing Accelerators , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Bruce F. Cockburn,et al.  Low-Power Approximate Logarithmic Squaring Circuit Design for DSP Applications , 2022, IEEE Transactions on Emerging Topics in Computing.

[15]  Sriadibhatla Sridevi,et al.  A PVT insensitive programmable amplifier for biomedical applications , 2017, 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS).

[16]  Fabrizio Lombardi,et al.  Transmission gate-based approximate adders for inexact computing , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).

[17]  E. Sánchez-Sinencio,et al.  Gaussian-Process-Based Surrogate for Optimization-Aided and Process-Variations-Aware Analog Circuit Design , 2020, Electronics.

[18]  Muhammad Shafique,et al.  High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators , 2021, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Kaushik Roy,et al.  Low-Power Digital Signal Processing Using Approximate Adders , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Dan Li,et al.  A Low-Noise Design Technique for High-Speed CMOS Optical Receivers , 2014, IEEE Journal of Solid-State Circuits.

[21]  Siamak Mohammadi,et al.  Elastic buffer evaluation for link pipelining under process variation , 2018, IET Circuits Devices Syst..

[22]  Siamak Mohammadi,et al.  Power and Variability Improvement of an Asynchronous Router Using Stacking and Dual-Vth Approaches , 2013, 2013 Euromicro Conference on Digital System Design.

[23]  Fabrizio Lombardi,et al.  Approximate DCT Image Compression Using Inexact Computing , 2018, IEEE Transactions on Computers.

[24]  Eero P. Simoncelli,et al.  Image quality assessment: from error visibility to structural similarity , 2004, IEEE Transactions on Image Processing.

[25]  Yi Wu,et al.  An Efficient Method for Calculating the Error Statistics of Block-Based Approximate Adders , 2019, IEEE Transactions on Computers.

[26]  Sudeep Pasricha,et al.  Exploiting Process Variations to Secure Photonic NoC Architectures from Snooping Attacks , 2020, ArXiv.

[27]  Seok-Bum Ko,et al.  Design of Power and Area Efficient Approximate Multipliers , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[28]  Mehdi Kamal,et al.  Improving efficiency of extensible processors by using approximate custom instructions , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[29]  Fabrizio Lombardi,et al.  Inexact designs for approximate low power addition by cell replacement , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[30]  Partha Pratim Pande,et al.  Power Management of Monolithic 3D Manycore Chips with Inter-tier Process Variations , 2021, ACM J. Emerg. Technol. Comput. Syst..

[31]  Siamak Mohammadi,et al.  Process variation-aware approximate full adders for imprecision-tolerant applications , 2020, Comput. Electr. Eng..

[32]  Kaushik Roy,et al.  IMPACT: IMPrecise adders for low-power approximate computing , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[33]  Siamak Mohammadi,et al.  Variation-aware approaches with power improvement in digital circuits , 2015, Integr..

[34]  CezeLuis,et al.  Architecture support for disciplined approximate programming , 2012 .

[35]  Vinita Vasudevan,et al.  Optimization of Signal Processing Applications Using Parameterized Error Models for Approximate Adders , 2021, ACM Trans. Embed. Comput. Syst..

[36]  Osman Hasan,et al.  Probabilistic Error Analysis of Approximate Adders and Multipliers , 2019, Approximate Circuits.

[37]  Bharat Garg,et al.  Reconfigurable Carry Look-Ahead Adder Trading Accuracy for Energy Efficiency , 2021, J. Signal Process. Syst..

[38]  Dietmar Kissinger,et al.  23.5 A dual 64Gbaud 10kΩ 5% THD linear differential transimpedance amplifier with automatic gain control in 0.13µm BiCMOS technology for optical fiber coherent receivers , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[39]  Mark Hempstead,et al.  Quantifying Process Variations and Its Impacts on Smartphones , 2019, 2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).