论文信息 - Sequential Circuits In The Framework Of (2n+1)-ary Discrete Logic

Sequential Circuits In The Framework Of (2n+1)-ary Discrete Logic

This paper is concerned with the formulation of a novel paradigm called (2n+1)-ary logics and their ultimate use in the development of multiple valued logic based processor. Apart from a preliminary

D. Venkat Reddy | E. G. Rajan

[1] Noboru Takagi,et al. Discrete Interval Truth Values Logic and Its Application , 2000, IEEE Trans. Computers.

[2] Stanley L. Hurst,et al. Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[3] Masao Mukaidono. Regular Ternary Logic Functions—Ternary Logic Functions Suitable for Treating Ambiguity , 1986, IEEE Transactions on Computers.

[4] Sergiu Rudeanu. Boolean functions and equations , 1974 .

[5] M. Yoeli,et al. Ternary arithmetic unit , 1968 .

[6] S. C. Kleene,et al. Introduction to Metamathematics , 1952 .

[7] Dan A. Simovici,et al. Several remarks on non-boolean functions over boolean algebras , 2003, 33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings..

[8] Kenneth C. Smith,et al. A multiple valued logic: a tutorial and appreciation , 1988, Computer.

[9] V. T. Ingole,et al. Design And Implementation Of 2 Bit Ternary ALU Slice , 2005 .

[10] Masao Mukaidono,et al. P-Functions-Ternary Logic Functions Capable of Correcting Input Failures and Suitable for Treating Ambiguities , 1992, IEEE Trans. Computers.

[11] M. Yoeli,et al. Logical Design of Ternary Switching Circuits , 1965, IEEE Trans. Electron. Comput..

[12] Kenneth C. Smith. The Prospects for Multivalued Logic: A Technology and Applications View , 1981, IEEE Transactions on Computers.