Automatic Verification Using Model and Module Checking
暂无分享,去创建一个
[1] Edmund M. Clarke,et al. Model Checking , 1999, Handbook of Automated Reasoning.
[2] S. Ramesh,et al. Test case generation from formal models through abstraction refinement and model checking , 2007, A-MOST '07.
[3] Tulika Mitra,et al. Using formal techniques to debug the AMBA system-on-chip bus protocol , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[4] Mark R. Greenstreet,et al. Formal verification in hardware design: a survey , 1999, TODE.
[5] Daniel Kroening,et al. A Survey of Automated Techniques for Formal Software Verification , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Christian Chong-White,et al. Validating The Realism and Representation of SCATS When Operating within Simulation , 2011 .
[7] Orna Kupferman,et al. Module Checking Revisited , 1997, CAV.
[8] Zhou Zucheng. Avalon bus and an example of SOPC system , 2003 .
[9] Patrick Cousot,et al. A gentle introduction to formal verification of computer systems by abstract interpretation , 2010, Logics and Languages for Reliability and Security.
[10] Samik Basu,et al. Local Module Checking for CTL Specifications , 2007, Electron. Notes Theor. Comput. Sci..