HSRA: high-speed, hierarchical synchronous reconfigurable array
暂无分享,去创建一个
George Varghese | John Wawrzynek | André DeHon | Tony Tung | Atul Joshi | Randy Huang | Kip Macy | William Tsu | Omid Rowhani | Norman Walker | J. Wawrzynek | T. Tung | A. DeHon | Randy Huang | G. Varghese | W. Tsu | A. Joshi | K. Macy | N. Walker | Omid Rowhani
[1] Malgorzata Marek-Sadowska,et al. Buffer minimization and time-multiplexed I/O on dynamically reconfigurable FPGAs , 1997, FPGA '97.
[2] P. R. Stephan,et al. SIS : A System for Sequential Circuit Synthesis , 1992 .
[3] H. Sathianathan,et al. A 330 MHz 4-way superscalar microprocessor , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[4] Andrew B. Kahng,et al. Partitioning-based standard-cell global placement with an exact objective , 1997, ISPD '97.
[5] Steven Trimberger,et al. A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[6] Ronald I. Greenberg. The fat-pyramid: a robust network for parallel computation , 1990 .
[7] Brian Von Herzen. Signal processing at 250 MHz using high-performance FPGA's , 1997, FPGA '97.
[8] Jason Cong,et al. FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Stephen M. Scalera,et al. The design and implementation of a context switching FPGA , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).
[10] Ernest S. Kuh,et al. Performance-Oriented Fully Routable Dynamic Architecture for a Field , 1993 .
[11] André DeHon,et al. DPGA Utilization and Application , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.
[12] R. Stephany,et al. A 200MHz 32b 0.5W CMOS RISC Microprocessor , 1998 .
[13] P. Bannon,et al. A 433 MHz 64 b quad issue RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[14] Charles E. Leiserson,et al. Optimizing Synchronous Circuitry by Retiming (Preliminary Version) , 1983 .
[15] D. Jones,et al. A time-multiplexed FPGA architecture for logic emulation , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.
[16] T.H. Lee,et al. A 600 MHz superscalar RISC microprocessor with out-of-order execution , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[17] Kamal Chaudhary,et al. Performance-oriented fully routable dynamic architecture for a field programmable logic dervice , 1993 .
[18] Jonathan Rose,et al. Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency , 1990 .
[19] Ronald I. Greenberg,et al. The Fat-Pyramid and Universal Parallel Computation Independent of Wire Delay , 1994, IEEE Trans. Computers.
[20] J.S. Miller. A 300 MHz CMOS microprocessor with multi-media technology , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.