Fault Tolerance Technique for DynamicallyReconfigurable Processor

This paper proposes a new technique to detect and eliminates temporary faults on FPGA systems. Soft core processors which can alleviate radiation induced failures is implemented on Virtex-5 FPGA’s. This Fault tolerant technique is implemented using TMR .It recovers from configuration upsets through partial reconfiguration combined with roll-forward recovery .The lockstep scheme used here eliminates configuration upsets without interrupting normal functioning. Main Significance includes less time overhead and reduced hardware usage. Fault injection Experiments are used for the validation process.

[1]  Dhiraj K. Pradhan,et al.  Roll-forward and rollback recovery: performance-reliability trade-off , 1994, Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing.

[2]  M. Wirthlin,et al.  Fine-Grain SEU Mitigation for FPGAs Using Partial TMR , 2008, IEEE Transactions on Nuclear Science.

[3]  Mike Peattie.  Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations , 2000 .

[4]  Marco Lanuzza,et al.  An Efficient and Low-Cost Design Methodology to Improve SRAM-Based FPGA Robustness in Space and Avionics Applications , 2009, ARC.

[5]  E. Fuller,et al.  RADIATION TESTING UPDATE, SEU MITIGATION, AND AVAILABILITY ANALYSIS OF THE VIRTEX FPGA FOR SPACE RECONFIGURABLE COMPUTING. , 2000 .

[6]  L. Carro,et al.  New Techniques for Improving the Performance of the Lockstep Architecture for SEEs Mitigation in FPGA Embedded Processors , 2009, IEEE Transactions on Nuclear Science.

[7]  M. Wirthlin,et al.  SEU-induced persistent error propagation in FPGAs , 2005, IEEE Transactions on Nuclear Science.

[8]  P Reviriego,et al.  Increasing Reliability of FPGA-Based Adaptive Equalizers in the Presence of Single Event Upsets , 2011, IEEE Transactions on Nuclear Science.

[9]  M. Caffrey,et al.  Correcting single-event upsets through virtex partial configuration , 2000 .

[10]  Masahiro Iida,et al.  Improving the Robustness of a Softcore Processor against SEUs by Using TMR and Partial Reconfiguration , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.

[11]  Sébastien Pillement,et al.  A Fault-Tolerant Layer for Dynamically Reconfigurable Multi-processor System-on-Chip , 2009, 2009 International Conference on Reconfigurable Computing and FPGAs.