Suppression of soft failures in a submicron CMOS process