论文信息 - Evaluation of the BSIM6 compact MOSFET model's scalability in 40nm CMOS technology

Evaluation of the BSIM6 compact MOSFET model's scalability in 40nm CMOS technology

The aggressive downscaling of advanced bulk CMOS technologies demands MOSFET models that are able to describe accurately the behavior of devices accounting for all the physical phenomena. A reliable model should have the ability to handle all the different operating regions of the MOS transistor in the whole geometry range of one technology. Targeting to meet the aforementioned needs, the new charge-based compact model BSIM6 has been developed. In this article, as a first benchmarking of BSIM6, the model is evaluated for its scaling capabilities when a single set of parameters is used. The model is compared against a state-of-the-art 40nm CMOS technology. The results attest the model's scalability under all bias conditions, proving its reliability for nowadays complex IC designs.

[1] Carlos Galup-Montoro,et al. An MOS transistor model for analog circuit design , 1998, IEEE J. Solid State Circuits.

[2] E. Vittoz,et al. Charge-Based MOS Transistor Modeling , 2006 .

[3] C.C. McAndrew,et al. Validation of MOSFET model Source–Drain Symmetry , 2006, IEEE Transactions on Electron Devices.

[4] Matthias Bucher,et al. Inversion charge linearization in MOSFET modeling and rigorous derivation of the EKV compact model , 2003 .

[5] C. C. McAndrew,et al. An improved MOSFET model for circuit simulation , 1998 .

[6] G. Gildenblat,et al. Benchmark Tests for MOSFET Compact Models With Application to the PSP Model , 2009, IEEE Transactions on Electron Devices.

[7] Christian Enz,et al. Charge-Based MOS Transistor Modeling: The EKV Model for Low-Power and RF IC Design , 2006 .

[8] Jin He,et al. BSIM5: An advanced charge-based MOSFET model for nanoscale VLSI circuit simulation , 2007 .

[9] Carver A. Mead,et al. A Physical Charge-Controlled Model for MOS Transistors , 1987 .