Robust and energy-efficient carbon nanotube FET-based MVL gates: A novel design approach

In this paper energy-efficient multiple valued logic (MVL) circuits based on carbon nanotube field effect transistor (CNTFET) are proposed. These circuits are designed based on the unique properties of CNTFETs, such as having same mobility for electrons and holes and also capability of adopting desirable threshold voltage by adjusting the CNTs diameters. The proposed designs have high driving capability, larger noise margins and higher robustness as compared to the previous CNTFET-based designs. The proposed quaternary circuits are examined using HSPICE simulator with the standard CNTFET technology. Simulation results demonstrate more energy-efficient and robust operation of the proposed designs, as compared to the other state-of-the-art CNTFET-based MVL circuits, recently presented in the literature. According to the simulation results the proposed STNOT, STNAND and STNOR circuits have on average 82%, 76% and 45% lower power-delay product (PDP), respectively as compared to their state-of-the-art counterparts. In addition, the proposed QNOT, QNAND and QNOR circuits have the average PDP improvements of 79%, 42% and 61%, respectively, as compared the other recently presented CNTFET-based quaternary designs.

[1]  L. Carro,et al.  A novel Voltage-mode CMOS quaternary logic design , 2006, IEEE Transactions on Electron Devices.

[2]  Keivan Navi,et al.  Design and Evaluation of CNFET-Based Quaternary Circuits , 2012, Circuits, Systems, and Signal Processing.

[3]  Fabrizio Lombardi,et al.  Design and Evaluation of Multiple Valued Logic Gates Using Pseudo N-Type Carbon Nanotube FETs , 2014, IEEE Transactions on Nanotechnology.

[4]  Vasundara Patel K.S.,et al.  Quaternary CMOS Combinational Logic Circuits , 2009, 2009 International Conference on Information and Multimedia Technology.

[5]  Elena Dubrova,et al.  Multiple-Valued Logic in VLSI: Challenges and Opportunities , 1999 .

[6]  Keivan Navi,et al.  A hardware-friendly arithmetic method and efficient implementations for designing digital fuzzy adders , 2011, Fuzzy Sets Syst..

[7]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Kaushik Roy,et al.  Carbon Nanotube Electronics: Design of High-Performance and Low-Power Digital Circuits , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[10]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[11]  Mitchell A. Thornton,et al.  Quaternary Voltage-Mode Logic Cells and Fixed-Point Multiplication Circuits , 2010, 2010 40th IEEE International Symposium on Multiple-Valued Logic.

[12]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[13]  Jie Zhang,et al.  Overcoming carbon nanotube variations through co-optimized technology and circuit design , 2011, 2011 International Electron Devices Meeting.

[14]  K. Roy,et al.  Carbon-nanotube-based voltage-mode multiple-valued logic design , 2005, IEEE Transactions on Nanotechnology.

[15]  Yong-Bin Kim,et al.  A novel design methodology to optimize the speed and power of the CNTFET circuits , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[16]  Yong-Bin Kim,et al.  CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.

[17]  Ioannis G. Karafyllidis,et al.  Quaternary voltage-mode CMOS circuits for multiple-valued logic , 1998 .

[18]  T. Nakamura,et al.  Realization of quaternary logic circuits by n-channel MOS devices , 1986 .

[19]  Keivan Navi,et al.  An Ultra High-Speed (4; 2) Compressor with a New Design Approach for Nanotechnology Based on the Multi-Input Majority Function , 2014 .

[20]  Hussein T. Mouftah,et al.  Injected voltage low-power CMOS for 3-valued logic , 1982 .

[21]  P. McEuen,et al.  Single-walled carbon nanotube electronics , 2002 .

[22]  Keivan Navi,et al.  Design of energy-efficient and robust ternary circuits for nanotechnology , 2011, IET Circuits Devices Syst..

[23]  H. T. Mouftah,et al.  Depletion/enhancement CMOS for a lower power family of three-valued logic circuits , 1985 .

[24]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[25]  Yong-Bin Kim,et al.  Design of a Ternary Memory Cell Using CNTFETs , 2012, IEEE Transactions on Nanotechnology.