Synthesis of locally exhaustive test pattern generators

Optimized locally exhaustive test pattern generators based on linear sums promise a low overhead, but have an irregular structure. The paper presents a new algorithm able to compute the linear sums for real circuits up to several hundreds of inputs and outputs. The idea is to substitute a strategy of introducing fresh variables into an array of sums for the former linear independence test. This reduces the complexity of the calculation on an enormous scale. Experiments with several hundred randomly selected cone structures allow the rough estimation that the so computed generators are on average smaller than shift register based ones if the number of equal size cones is not larger than the number of inputs of the circuit under test.

[1]  Paul W. Rutkowski,et al.  PEST-a tool for implementing pseudo-exhaustive self test , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[2]  K. Furuya A Probabilistic Approach to Locally Exhaustive Testing , 1989 .

[3]  Paul W. Rutkowski,et al.  PEST: A tool for implementing pseudo-exhaustive self-test , 1991, AT&T Technical Journal.

[4]  Janusz Rajski,et al.  Recursive Pseudoexhaustive Test Pattern Generation , 1993, IEEE Trans. Computers.

[5]  S. B. Akers,et al.  On the use of linear sums in exhaustive testing , 1987 .

[6]  Edward J. McCluskey,et al.  Circuits for pseudoexhaustive test pattern generation , 1986, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Hans-Joachim Wunderlich,et al.  Automatisierung des Entwurfs vollständig testbarer Schaltungen , 1988, GI Jahrestagung.

[8]  Donald T. Tang,et al.  Logic Test Pattern Generation Using Linear Codes , 1984, IEEE Transactions on Computers.

[9]  Wayne Stahnke Primitive binary polynomials , 1973 .

[10]  G. E. Sobelman,et al.  An efficient approach to pseudo-exhaustive test generation for BIST design , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.