A power efficient channel selection filter/coarse AGC with no range switching transients

This paper presents a channel selection filter/coarse AGC system implemented in a 0.25 /spl mu/m digital CMOS process. The system uses multiple filtering paths, each optimized for part of the required total dynamic range, resulting in small power dissipation (9 mA at 2.5 V) and chip area (0.7 mm/sup 2/). The individual filtering paths operate continuously, providing undisturbed output over the entire time, contrary to conventional AGC-filter schemes. The fabricated prototype maintains a signal/(noise + IM3 distortion) ratio of at least 33 dB, over a 48 dB signal range, with good blocker immunity.

[1]  P. Andreani,et al.  A CMOS gm-C polyphase filter with high image band rejection , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[2]  Yannis P. Tsividis,et al.  A "divide and conquer" technique for the design of wide dynamic range continuous time filters , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[3]  V. Prodanov,et al.  A CMOS AGC-less IF strip for bluetooth , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[4]  A. Yoshizawa,et al.  Anti-blocker design techniques for MOSFET-C filters for direct conversion receivers , 2002, IEEE J. Solid State Circuits.

[5]  Asad A. Abidi,et al.  Adaptive analog IF signal processor for a wide-band CMOS wireless receiver , 2001 .