Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures

The distribution of a synchronous clock in system-on-chip (SoC) has become a problem, because of wire length and process variation. Novel approaches such as the globally asynchronous, locally synchronous try to solve this issue by partitioning the SoC into isolated synchronous islands. This paper describes the bisynchronous FIFO used on the DSPIN network-on-chip capable to interface systems working with different clock signals (frequency and/or phase). Its interfaces are synchronous and its architecture is scalable and synthesizable in synchronous standard cells. The metastability situations and its latency are analyzed. Its throughput, maximum frequency, and area are evaluated in function of the FIFO depth.

[1]  Luis F. G. Sarmenta,et al.  Rational clocking [digital systems design] , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[2]  Ran Ginosar,et al.  A clock tuning circuit for system–on–chip , 2003, Proceedings of the 28th European Solid-State Circuits Conference.

[3]  Steven M. Nowick,et al.  Robust interfaces for mixed-timing systems , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Peter Robinson,et al.  Self calibrating clocks for globally asynchronous locally synchronous systems , 2000, Proceedings 2000 International Conference on Computer Design.

[5]  Alain Greiner,et al.  A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[6]  Christer Svensson,et al.  Self-tested self-synchronization circuit for mesochronous clocking , 2001 .

[7]  G. N. Pham,et al.  A high throughput, asynchronous, dual port FIFO memory implemented in ASIC technology , 1989, Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,.

[8]  A. Greiner,et al.  Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture , 2007 .

[9]  Wolfgang Fichtner,et al.  Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[10]  Ran Ginosar.  Fourteen ways to fool your synchronizer , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[11]  Mark R. Greenstreet,et al.  A minimal source-synchronous interface , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[12]  Daniel Marcos Chapiro,et al.  Globally-asynchronous locally-synchronous systems , 1985 .

[13]  Mark R. Greenstreet,et al.  Efficient self-timed interfaces for crossing clock domains , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[14]  Atila Alvandpour,et al.  A new mesochronous clocking scheme for synchronization in SoC , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[15]  C. Dike,et al.  Miller and noise effects in a synchronizing flip-flop , 1999 .

[16]  Ran Ginosar,et al.  Data synchronization issues in GALS SoCs , 2004, 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings..

[17]  Manfred Glesner,et al.  A switch architecture and signal synchronization for GALS system-on-chips , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[18]  Chris J. Myers,et al.  Interfacing synchronous and asynchronous modules within a high-speed pipeline , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Edith Beigné,et al.  Design of on-chip and off-chip interfaces for a GALS NoC architecture , 2006, 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06).

[20]  Ran Ginosar,et al.  Adaptive Synchronization for Multi-Synchronous Systems , 1997 .

[21]  Alain Greiner,et al.  Two Efficient Synchronous Û Asynchronous Converters Well-Suited for Network on Chip in GALS Architectures , 2006, PATMOS.