Cost-Effective Test Screening Method on 40-nm Embedded SRAMs for Low-Power MCUs
暂无分享,去创建一个
Koji Nii | Kazutoshi Kobayashi | Yuichiro Ishii | Yoshisato Yokoyama | K. Nii | Kazutoshi Kobayashi | Yoshisato Yokoyama | Y. Ishii
[1] Koji Nii,et al. A cost effective test screening method on 40-nm 4-Mb embedded SRAM for low-power MCU , 2015, 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC).
[2] Wen-Ben Jone,et al. A parallel transparent BIST method for embedded memory arrays bytolerating redundant operations , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Hidehiro Fujiwara,et al. A 28 nm Dual-Port SRAM Macro With Screening Circuitry Against Write-Read Disturb Failure Issues , 2010, IEEE Journal of Solid-State Circuits.
[4] André Ivanov,et al. Reducing test time of embedded SRAMs , 2003, Records of the 2003 International Workshop on Memory Technology, Design and Testing.
[5] Koji Nii,et al. 40nm Ultra-low leakage SRAM at 170 deg.C operation for embedded flash MCU , 2014, Fifteenth International Symposium on Quality Electronic Design.
[6] H. Grubin. The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.
[7] Bernd Becker,et al. On Detection of Resistive Bridging Defects by Low-Temperature and Low-Voltage Testing , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] Koji Nii,et al. 40 nm Dual-port and two-port SRAMs for automotive MCU applications under the wide temperature range of −40 to 170°C with test screening against write disturb issues , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).
[9] Hervé Deshayes. Cost of test reduction , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[10] Bernd Becker,et al. The pros and cons of very-low-voltage testing: an analysis based on resistive bridging faults , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..
[11] T. Iwasaki,et al. A 45-nm single-port and dual-port SRAM family with robust read/write stabilizing circuitry under DVFS environment , 2008, 2008 IEEE Symposium on VLSI Circuits.
[12] Hidehiro Fujiwara,et al. A Test Screening Method for 28 nm HK/MG Single-Port and Dual-Port SRAMs Considering with Dynamic Stability and Read/Write Disturb Issues , 2012, 2012 IEEE 21st Asian Test Symposium.
[13] P. K. Veenstra,et al. Testing of Random Access Memories: Theory and Prac-tice , 1988 .
[14] Edward J. McCluskey,et al. Cold delay defect screening , 2000, Proceedings 18th IEEE VLSI Test Symposium.
[15] Edward J. McCluskey,et al. Very-low-voltage testing for weak CMOS logic ICs , 1993, Proceedings of IEEE International Test Conference - (ITC).
[16] Nii Koji,et al. A 65 nm Ultra-High-Density Dual-port SRAM with 0.71um2 8T-cell for SoC , 2006 .
[17] T. Kataoka,et al. A 28nm High-κ metal-gate single-chip communications processor with 1.5GHz dual-core application processor and LTE/HSPA+-capable baseband processor , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[18] E. Seevinck,et al. Static-noise margin analysis of MOS SRAM cells , 1987 .