A Low Energy Consumption 10-Bit 100kS/s SAR ADC with Timing Control Adaptive Window

This paper presents a 0.35 V 100 kS/s 10-bit successive approximation register (SAR) ADC with adaptive window (AW) in 90 nm CMOS. The SAR ADC uses the transient information of the latch comparator to create redundancy ranges. Furthermore, the proposed technique also uses the transient information to produce AW for each bit which can significantly reduce the power consumption of the comparator, the DAC settling time and also digital control logic. Last but not least, the timing control window can also avoid ADC from encountering meta-stability. The measurement result achieves an SNDR of 57.18 dB, an ENOB of 9.2 bits, a power consumption of 74 nW, and a resulting FoM of 1.25 fJ/conv.-step.

[1]  Yung-Hui Chung,et al.  A 5-b 1-GS/s 2.7-mW binary-search ADC in 90nm digital CMOS , 2015, 2015 28th IEEE International System-on-Chip Conference (SOCC).

[2]  Hao Gao,et al.  21.2 A 3nW signal-acquisition IC integrating an amplifier with 2.1 NEF and a 1.5fJ/conv-step ADC , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[3]  David Blaauw,et al.  A 120nW 8b sub-ranging SAR ADC with signal-dependent charge recycling for biomedical applications , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[4]  Soon-Jyh Chang,et al.  A 1-µW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications , 2012, IEEE Journal of Solid-State Circuits.

[5]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[6]  Jon Guerber,et al.  Merged capacitor switching based SAR ADC with highest switching energy-efficiency , 2010 .

[7]  Yung-Hui Chung,et al.  A 24μW 12b 1MS/s 68.3dB SNDR SAR ADC with two-step decision DAC switching , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[8]  Chung-Ming Huang,et al.  A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18µm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[9]  Un-Ku Moon,et al.  A 10-b Ternary SAR ADC With Quantization Time Information Utilization , 2012, IEEE Journal of Solid-State Circuits.

[10]  Yung-Hui Chung,et al.  The swapping binary-window DAC switching technique for SAR ADCs , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).