Opportunities and challenges: Ultra-low voltage digital IC design techniques

Ultra-low voltage digital IC design is promising in achieving ultra-low power consumption for emerging applications such as IoT, smart sensor and wearable computing. This paper discusses the opportunities and challenges of ultra-low voltage digital IC design by reviewing and discussing the major design techniques for enabling ultra-low voltage operation, including ultra-low voltage device sizing, ultra-low voltage level shifter design, ultra-low voltage SRAM design and variation-resilient techniques for ultra-low voltage design.

[1]  Xin Liu,et al.  HEPP: A new in-situ timing-error prediction and prevention technique for variation-tolerant ultra-low-voltage designs , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[2]  John Keane,et al.  Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  A.P. Chandrakasan,et al.  A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation , 2007, IEEE Journal of Solid-State Circuits.

[4]  Jun Zhou,et al.  A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[5]  David M. Bull,et al.  RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance , 2009, IEEE Journal of Solid-State Circuits.

[6]  David Blaauw,et al.  Energy-Efficient Subthreshold Processor Design , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Stuart N. Wooters,et al.  An Energy-Efficient Subthreshold Level Converter in 130-nm CMOS , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Qi Li,et al.  A 5.61 pJ, 16 kb 9T SRAM with single-ended equalized bitlines and fast local write-back for cell stability improvement , 2012, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[9]  Masanori Hashimoto,et al.  Adaptive Performance Compensation With In-Situ Timing Error Predictive Sensors for Subthreshold Circuits , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Jun Zhou,et al.  A 40 nm Dual-Width Standard Cell Library for Near/Sub-Threshold Operation , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Ulrich Rückert,et al.  A Subthreshold to Above-Threshold Level Shifter Comprising a Wilson Current Mirror , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Dennis Sylvester,et al.  Single stage static level shifter design for subthreshold to I/O voltage conversion , 2008, Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08).

[13]  Bo Wang,et al.  Maximization of SRAM energy efficiency utilizing MTCMOS technology , 2012, 2012 4th Asia Symposium on Quality Electronic Design (ASQED).

[14]  Nobutaka Kuroki,et al.  A Low-Power Level Shifter With Logic Error Correction for Extremely Low-Voltage Digital CMOS LSIs , 2012, IEEE Journal of Solid-State Circuits.

[15]  David Blaauw,et al.  Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits , 2010, Proceedings of the IEEE.

[16]  A. Wang,et al.  Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.

[17]  Kaushik Roy,et al.  Robust Level Converter for Sub-Threshold/Super-Threshold Operation:100 mV to 2.5 V , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Anantha Chandrakasan,et al.  Variation-Driven Device Sizing for Minimum Energy Sub-threshold Circuits , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[19]  Jun Zhou,et al.  An Ultra-Low Voltage Level Shifter Using Revised Wilson Current Mirror for Fast and Energy-Efficient Wide-Range Voltage Conversion from Sub-Threshold to I/O Voltage , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  David Blaauw,et al.  Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[21]  Anh-Tuan Do,et al.  A 32kb 9T SRAM with PVT-tracking read margin enhancement for ultra-low voltage operation , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).