A 3.6-mW 50-MHz PN Code Acquisition Filter via Statistical Error Compensation in 180-nm CMOS

In this brief, we present a novel architecture for pseudorandom (PN) code acquisition based on statistical error compensation (SEC), which achieves significant power savings. SEC treats errors in hardware as noise in communication networks, and employs robust estimation theory to compensate for errors. We apply SEC to a 256-tap PN code acquisition filter in a 180-nm CMOS process. Multiple (five) dies were tested under voltage overscaling to achieve a near constant detection probability (Pdet) above 90%. The minimum energy consumption ranged from 72.89 to 210.59 pJ (ave 122.52 pJ) for supply voltages between 0.69 and 0.70 V. These operating conditions result in raw error rates of 85.83%-91.23% (ave 88.99%). Energy savings over a conventional errorfree design ranges from 2.4× to 5.8× (ave 3.86×). Energy savings over past work ranges from 1.55× to 3.79× (ave 2.52×). Improvement in error-tolerance over existing error-tolerant designs range from 2146× to 2281× (ave 2225×). The large energy savings were found to be due to a combination of voltage scaling and activity factor reduction. The proposed design achieves a 2.5× improvement in the figure of merit [normalized power/(#taps * precision * sample rate)] compared with conventional PN code acquisition filters.

[1]  Chung Len Lee,et al.  Bit-sliced median filter design based on majority gate , 1992 .

[2]  R. Hegde,et al.  A voltage overscaled low-power digital filter IC , 2004, IEEE Journal of Solid-State Circuits.

[3]  K. Hara,et al.  A 23 mW 256-tap 8 MSample/s QPSK matched filter for DS-CDMA cellular telephony using recycling integrator correlators , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[4]  B. Daneshrad,et al.  A 100 /spl mu/W, 20 Mcps versatile correlator chip for third generation WCDMA systems , 1999, Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020).

[5]  Peter J. Huber,et al.  Robust Statistics , 2005, Wiley Series in Probability and Statistics.

[6]  Douglas L. Jones,et al.  Low power and error resilient PN code acquisition filter via statistical error compensation , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[7]  T. Meng,et al.  Minimizing power consumption in direct sequence spread spectrum correlators by resampling IF samples-Part I: performance analysis , 2001 .

[8]  Trevor Mudge,et al.  A self-tuning DVS processor using delay-error detection and correction , 2005, VLSIC 2005.

[9]  Shojiro Asai,et al.  Downscaling ULSIs by using nanoscale engineering , 1996 .

[10]  Douglas L. Jones,et al.  Stochastic Networked Computation , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Paolo A. Aseron,et al.  A 45nm resilient and adaptive microprocessor core for dynamic variation tolerance , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[12]  R. Brodersen,et al.  A low-power CMOS chipset for spread spectrum communications , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[13]  P. R. Gray,et al.  A 75-mW 128-MHz DS-CDMA baseband demodulator for high-speed wireless applications [LANs] , 1998 .

[14]  Eric A. Vittoz,et al.  Future of analog in the VLSI environment , 1990, IEEE International Symposium on Circuits and Systems.

[15]  David Blaauw,et al.  Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.