On-chip crosstalk evaluation between adjacent interconnections

With the reduction of distances between wires in deep sub-micron technologies, coupling capacitances become significant. This increase of capacitance causes noise capable of propagating a logical fault. Poor evaluation of the crosstalk could be at the origin of a circuit malfunction. In this paper, we propose a new closed form expression for the crosstalk between two, three and five lines. Results given by our expression are compared with SPICE simulations for 0.25 /spl mu/m technology.

[1]  L. Gal,et al.  On-chip cross talk-the new signal integrity challenge , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[2]  F. Caignet,et al.  On chip crosstalk characterization on deep submicron buses , 2000, Proceedings of the 2000 Third IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.00TH8474).

[3]  Takayasu Sakurai,et al.  Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .

[4]  Keshab K. Parhi,et al.  Efficient crosstalk estimation , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[5]  Marc Belleville,et al.  Inductance and capacitance analytic formulas for VLSI interconnects , 1996 .

[6]  Malgorzata Marek-Sadowska,et al.  Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Andrew B. Kahng,et al.  Noise and delay uncertainty studies for coupled RC interconnects , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).