Write/verify free analog non-volatile memory using a neuron-MOS comparator

We have developed an analog non-volatile memory technology for use in a neuron-MOS(/spl nu/MOS) real-time event recognition system. The new cell structure enables us to monitor the memory cell content continuously during the writing operation, and the writing is automatically terminated when the cell content reaches the pre-determined target value. As a result, the time-consuming write/verify cycles usually required in conventional analog EEPROMs have become no more necessary. New comparator using /spl nu/MOS is introduced for accurate termination of writing. Fundamental circuit action is experimentally verified by fabricated test circuits. A multiple memory cell configuration is also presented for achieving higher integration density, quick readout, and fast writing.

[1]  Trevor Blyth,et al.  A Non-volatile Analog Storage Device Using EEPROM Technology , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  T. Ohmi,et al.  Advances in neuron-MOS applications , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Tetsuo Endoh,et al.  Fast and accurate programming method for multi-level NAND EEPROMs , 1995, 1995 Symposium on VLSI Technology. Digest of Technical Papers.

[4]  Tadashi Shibata,et al.  Neuron-MOS-based association hardware for real-time event recognition , 1996, Proceedings of Fifth International Conference on Microelectronics for Neural Networks.

[5]  M. Lanzoni,et al.  A novel approach to controlled programming of tunnel-based floating-gate MOSFETs , 1994 .

[6]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[7]  Tadashi Shibata,et al.  Neuron-MOS correlator based on Manhattan distance computation for event recognition hardware , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.