A Scheme For Integrated Controller-datapath Fault Testing
暂无分享,去创建一个
[1] Melvin A. Breuer,et al. Synthesis of optimal 1-hot coded on-chip controllers for BIST hardware , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[2] Melvin A. Breuer,et al. Test Schedules for VLSI Circuits Having Built-In Test Hardware , 1986, IEEE Transactions on Computers.
[3] F. Fummi,et al. Synthesis for testability of large complexity controllers , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.
[4] Hans-Joachim Wunderlich,et al. Optimized synthesis of self-testable finite state machines , 1990, [1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium.
[5] David E. Long,et al. Increasing testability by clock transformation (getting rid of those darn states) , 1996, Proceedings of 14th VLSI Test Symposium.