A Novel Technique to Investigate the Impact of Temperature and Process Parameters on Electrostatic and Analog/RF Performance of Channel Modulated Junctionless Gate-all-around (CM-JL-GAA) MOSFET

[1]  Sanjeev Rai,et al.  Comparative Analysis & Study of Various Leakage Reduction Techniques for Short Channel Devices in Junctionless Transistors: A Review and Perspective , 2021, Silicon.

[2]  V. Narendar,et al.  Performance improvement of spacer engineered n-type SOI FinFET at 3-nm gate length , 2021, AEU - International Journal of Electronics and Communications.

[3]  Vidyadhar Gupta,et al.  Temperature-Dependent Analytical Modeling of Graded-Channel Gate-All-Around (GC-GAA) Junctionless Field-Effect Transistors (JLFETs) , 2021, Journal of Electronic Materials.

[4]  S. Dubey,et al.  Impact of Temperature Variation on Analog, Hot-Carrier Injection and Linearity Parameters of Nanotube Junctionless Double-Gate-All-Around (NJL-DGAA) MOSFETs , 2021, Silicon.

[5]  Abhinav Gupta,et al.  A Novel Approach to Model Threshold Voltage and Subthreshold Current of Graded-Doped Junctionless-Gate-All-Around (GD-JL-GAA) MOSFETs , 2021, Silicon.

[6]  P. Tiwari,et al.  Investigating linearity and effect of temperature variation on analog/RF performance of dielectric pocket high-k double gate-all-around (DP-DGAA) MOSFETs , 2020, Applied Physics A.

[7]  Yograj Singh Duksh,et al.  Subthreshold Modeling of Graded Channel Double Gate Junctionless FETs , 2020, Silicon.

[8]  M. Estrada,et al.  Compact modeling of triple gate junctionless MOSFETs for accurate circuit design in a wide temperature range , 2019, Solid-State Electronics.

[9]  S. Haji-Nasiri,et al.  Improving the electrical characteristics of nanoscale triple-gate junctionless FinFET using gate oxide engineering , 2019, AEU - International Journal of Electronics and Communications.

[10]  J. Sallese,et al.  Modeling Interface Charge Traps in Junctionless FETs, Including Temperature Effects , 2019, IEEE Transactions on Electron Devices.

[11]  Sanjeev Rai,et al.  Reduction of self-heating effect using selective buried oxide (SELBOX) charge plasma based junctionless transistor , 2018, AEU - International Journal of Electronics and Communications.

[12]  Ashutosh Nandi,et al.  Study of temperature effect on junctionless Si nanotube FET concerning analog/RF performance , 2018, Cryogenics.

[13]  Abhinav Gupta,et al.  Reliability analysis of Junction-less Double Gate (JLDG) MOSFET for analog/RF circuits for high linearity applications , 2017, Microelectron. J..

[14]  Balraj Singh,et al.  Analytical Modeling of Channel Potential and Threshold Voltage of Double-Gate Junctionless FETs With a Vertical Gaussian-Like Doping Profile , 2016, IEEE Transactions on Electron Devices.

[15]  Satyabrata Jit,et al.  2-D Analytical Modeling of Threshold Voltage for Graded-Channel Dual-Material Double-Gate MOSFETs , 2016, IEEE Transactions on Electron Devices.

[16]  Ashutosh Agrawal,et al.  A pseudo 2-D surface potential model of a dual material double gate junctionless field effect transistor , 2015 .

[17]  Manoj Saxena,et al.  Theoretical Investigation of Dual Material Junctionless Double Gate Transistor for Analog and Digital Performance , 2015, IEEE Transactions on Electron Devices.

[18]  Lingli Wang,et al.  Analytical Models for Electric Potential, Threshold Voltage, and Subthreshold Swing of Junctionless Surrounding-Gate Transistors , 2014, IEEE Transactions on Electron Devices.

[19]  R. Xu,et al.  Junctionless MOSFETs with laterally graded-doping channel for analog/RF applications , 2013 .

[20]  Te-Kuang Chiang,et al.  A Novel Quasi-3-D Threshold Voltage Model for Fully Depleted Quadruple-Gate (FDQG) MOSFETs: With Equivalent Number of Gates (ENG) Included , 2013, IEEE Transactions on Nanotechnology.

[21]  A. Gnudi,et al.  Semianalytical Model of the Subthreshold Current in Short-Channel Junctionless Symmetric Double-Gate Field-Effect Transistors , 2013, IEEE Transactions on Electron Devices.

[22]  M. J. Deen,et al.  Electrical characteristics of 20-nm junctionless Si nanowire transistors , 2012 .

[23]  Satyabrata Jit,et al.  Analytical modeling of subthreshold current and subthreshold swing of short-channel triple-material double-gate (TM-DG) MOSFETs , 2012 .

[24]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[25]  Chi-Woo Lee,et al.  High-Temperature Performance of Silicon Junctionless MOSFETs , 2010, IEEE Transactions on Electron Devices.

[26]  K. Roy,et al.  Double gate-MOSFET subthreshold circuit for ultralow power applications , 2004, IEEE Transactions on Electron Devices.

[27]  D. Jimenez,et al.  Modeling of nanoscale gate-all-around MOSFETs , 2004, IEEE Electron Device Letters.

[28]  Nitish Kumar,et al.  Modeling the threshold voltage of core-and-outer gates of ultra-thin nanotube Junctionless-double gate-all-around (NJL-DGAA) MOSFETs , 2021, Microelectron. J..

[29]  Manoj Saxena,et al.  Empirical Model for Nonuniformly Doped Symmetric Double-Gate Junctionless Transistor , 2018, IEEE Transactions on Electron Devices.