Efficient IFFT architecture design for OFDM applications

In this paper, to reduce the memory size of inverse Fourier transform (IFFT) for OFDM-based applications, we propose a new IFFT design technique based on a signed integer mapping of three IFFT input signals: modulated data, pilot and null signals. The proposed method focuses on reducing the size of memory cells in the first two stages of the single-path delay feedback (SDF) IFFT architectures since the first two stages require 75% of the overall memory cells. By Synopsys simulation of the first two stages of IFFT, it is shown that the proposed method achieves about 77.7% reduction in area compared with the conventional method, and about 36.9% reduction compared with CIM method.

[1]  Mats Torkelson,et al.  A new approach to pipeline FFT processor , 1996, Proceedings of International Conference on Parallel Processing.

[2]  Myoung Seob Lim,et al.  New Radix-2 to the 4th Power Pipeline FFT Processor , 2005, IEICE Trans. Electron..

[3]  Huei Wang,et al.  Development of millimeter-wave CMOS power amplifiers at National Taiwan University , 2012, 2012 International SoC Design Conference (ISOCC).

[4]  Ho-Jin Song,et al.  InP HBT voltage controlled oscillator for 300-GHz-band wireless communications , 2012, 2012 International SoC Design Conference (ISOCC).

[5]  C. Sidney Burrus,et al.  On computing the split-radix FFT , 1986, IEEE Trans. Acoust. Speech Signal Process..

[6]  Kyung-Ju Cho,et al.  Memory Size Reduction Technique of SDF IFFT Architecture for OFDM-Based Applications , 2012, IEICE Trans. Commun..