An evolvable hardware system in Xilinx Virtex II Pro FPGA

In this paper, a new circuit architecture for image filter evolution is proposed. The evolvable system is based on the implementation of a search algorithm in the PowerPC processor which is available in Xilinx Virtex II Pro Field Programmable Gate Arrays (FPGAs). Candidate filters are evaluated in a domain-specific virtual reconfigurable circuit implemented using a reconfigurable logic of the same FPGA. As the PowerPC processor enables to execute more sophisticated search algorithms than an original solely circuit-based solution by Martinek and Sekanina, a higher performance can be obtained. In the FPGA, a resulting human-competitive filter can be evolved in 15 sec in average.

[1]  Lorenz Huelsbergen,et al.  Evolving oscillators in silico , 1999, IEEE Trans. Evol. Comput..

[2]  Reid Porter,et al.  Evolution on FPGAs for feature extraction , 2001 .

[3]  Andres Upegui,et al.  Evolving Hardware with Self-reconfigurable connectivity in Xilinx FPGAs , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[4]  Milan Sonka,et al.  Image Processing, Analysis and Machine Vision , 1993, Springer US.

[5]  James A. Foster,et al.  Special Purpose Image Convolution with Evolvable Hardware , 2000, EvoWorkshops.

[6]  TomasM art ´ inek.  An Evolvable Image Filter: Experimental Evaluation of a Complete Hardware Implementation in FPGA , 2005 .

[7]  Andrew M. Tyrrell,et al.  An Implicit Context Representation for Evolving Image Processing Filters , 2005, EvoWorkshops.

[8]  Hitoshi Iba,et al.  Evolving hardware with genetic learning: a first step towards building a Darwin machine , 1993 .

[9]  Moritoshi Yasunaga,et al.  On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[10]  Hugo de Garis,et al.  The second NASA/DoD workshop on evolvable hardware , 2001, IEEE Trans. Evol. Comput..

[11]  Gunnar Tufte,et al.  Evolving an adaptive digital filter , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[12]  Kyrre Glette,et al.  A Flexible On-Chip Evolution System Implemented on a Xilinx Virtex-II Pro Device , 2005, ICES.

[13]  Lukás Sekanina,et al.  Image Filter Design with Evolvable Hardware , 2002, EvoWorkshops.

[14]  Yang Zhang,et al.  Digital circuit design using intrinsic evolvable hardware , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[15]  David A. Gwaltney,et al.  A VHDL core for intrinsic evolution of discrete time filters with signal feedback , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[16]  Andreas Tockhorn,et al.  Rapid Evolution of Time-Efficient Packet Classifiers , 2006, 2006 IEEE International Conference on Evolutionary Computation.

[17]  Yang Zhang,et al.  Intrinsic Evolvable Hardware in Digital Filter Design , 2004, EvoWorkshops.

[18]  Philip James-Roxby,et al.  A Self-reconfiguring Platform , 2003, FPL.

[19]  Jarmo Takala,et al.  Evolved gate arrays for image restoration , 2004, Proceedings of the 2004 Congress on Evolutionary Computation (IEEE Cat. No.04TH8753).

[20]  Hugo de Garis,et al.  EVOLVABLE HARDWARE Genetic Programming of a Darwin Machine , 1993 .

[21]  Lukás Sekanina,et al.  Extrinsic and Intrinsic Evolution of Multifunctional Combinational Modules , 2006, 2006 IEEE International Conference on Evolutionary Computation.

[22]  Lukás Sekanina,et al.  An Evolvable Image Filter: Experimental Evaluation of a Complete Hardware Implementation in FPGA , 2005, ICES.

[23]  Tughrul Arslan,et al.  Evolvable Components—From Theory to Hardware Implementations , 2005, Genetic Programming and Evolvable Machines.

[24]  Timothy G. W. Gordon,et al.  Exploiting development to enhance the scalability of hardware evolution , 2005 .

[25]  Paul J. Layzell,et al.  Explorations in design space: unconventional electronics design through artificial evolution , 1999, IEEE Trans. Evol. Comput..

[26]  Lukás Sekanina,et al.  Easily testable image operators: the class of circuits where evolution beats engineers , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[27]  Lukás Sekanina,et al.  An Evolvable Combinational Unit for FPGAs , 2004, Comput. Artif. Intell..

[28]  Andrew M. Tyrrell,et al.  Simulation of Evolable Hardware to Solve Low Level Image Processing Tasks , 1999, EvoWorkshops.

[29]  Roberto Rossi,et al.  An Evolutionary Approach to Automatic Generation of VHDL Code for Low-Power Digital Filters , 2001, EuroGP.