The authors describe a high-performance insulated-gate bipolar transistor (IGBT) with a self-aligned double-diffused MOS (DMOS) structure (SADMOS). A phosphosilicate glass (PSG) sidewall is used to form the n/sup +/ layer and isolate the gate from the emitter electrode. The DMOS structure, including the 5- mu m gap between the polysilicon gates and the small p-layer region under the n/sup +/ layer, is thus fabricated with a completely self-aligned (SA) process. An SA DMOS IGBT with a breakdown voltage of 500 V had a forward voltage drop of 1.6 V at a forward current density of 1100 A/cm/sup 2/, a fall time of 0.2 mu s and dynamic latching current density of 100 A/cm/sup 2/. The forward voltage drop is reduced by 1/3 over that of an IGBT with a conventional DMOS structure.<<ETX>>
[1]
H. Yilmaz,et al.
Cell geometry effect on IGT latch-up
,
1985,
IEEE Electron Device Letters.
[2]
M.S. Adler,et al.
The insulated gate rectifier (IGR): A new power switching device
,
1982,
1982 International Electron Devices Meeting.
[3]
Daisuke Ueda,et al.
A New Injection Suppression Structure for Conductivity Modulated Power MOSFETs
,
1986
.
[4]
A. Goodman,et al.
The COMFET—A new high conductance MOS-gated device
,
1983,
IEEE Electron Device Letters.
[5]
B.J. Baliga,et al.
"Insulated gate bipolar transistor (IGBT) with a trench gate structure "
,
1987,
1987 International Electron Devices Meeting.