Deterministic circular self test path

Abstract Circular self test path (CSTP) is an attractive technique for testing digital integrated circuits(IC) in the nanometer era, because it can easily provide at-speed test with small test data volume and short test application time. However, CSTP cannot reliably attain high fault coverage because of difficulty of testing random-pattern-resistant faults. This paper presents a deterministic CSTP (DCSTP) structure that consists of a DCSTP chain and jumping logic, to attain high fault coverage with low area overhead. Experimental results on ISCAs'89 benchmarks show that 100% fault coverage can be obtained with low area overhead and CPU time, especially for large circuits.

[1]  Krishnendu Chakrabarty,et al.  System-on-a-chip test-data compression and decompressionarchitectures based on Golomb codes , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Nur A. Touba,et al.  Bit-fixing in pseudorandom sequences for scan BIST , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Ahmad A. Al-Yamani,et al.  Optimized reseeding by seed ordering and encoding , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Andrzej Krasniewski,et al.  Circular self-test path: a low-cost BIST technique for VLSI circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Nilanjan Mukherjee,et al.  Embedded deterministic test for low-cost manufacturing , 2003, IEEE Design & Test of Computers.

[6]  Minesh B. Amin,et al.  Efficient compression and application of deterministic patterns in a logic BIST architecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[7]  Christos A. Papachristou,et al.  Structural constraints for circular self-test paths , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[8]  Nur A. Touba,et al.  Circular BIST with state skipping , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[9]  J. Mucha,et al.  Built-In Test for Complex Digital Integrated Circuits , 1979, Fifth European Solid State Circuits Conference - ESSCIRC 79.

[10]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures , 2006 .

[11]  Gundolf Kiefer,et al.  Bit-flipping BIST , 1996, Proceedings of International Conference on Computer Aided Design.

[12]  Yu Hu,et al.  Scan Data Volume Reduction Using Periodically Alterable MUXs Decompressor , 2005, 14th Asian Test Symposium (ATS'05).

[13]  B. Koenemann,et al.  Built-in logic block observation techniques , 1979 .

[14]  Krishnendu Chakrabarty,et al.  Built-in self testing of sequential circuits using precomputed test sets , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[15]  Gundolf Kiefer,et al.  Deterministic BIST with multiple scan chains , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[16]  Paolo Prinetto,et al.  Making the circular self-test path technique effective for real circuits , 1994, Proceedings., International Test Conference.

[17]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.

[18]  Lei Li,et al.  Test set embedding for deterministic BIST using a reconfigurable interconnection network , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  C.E. Stroud,et al.  Automated BIST for sequential logic synthesis , 1988, IEEE Design & Test of Computers.

[20]  Paolo Prinetto,et al.  Circular Self-Test Path for FSMs , 1996, IEEE Des. Test Comput..

[21]  Friedrich Hapke,et al.  Efficient pattern mapping for deterministic logic BIST , 2004, 2004 International Conferce on Test.

[22]  Janak H. Patel,et al.  Reducing test application time for full scan embedded cores , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).

[23]  Huaguo Liang,et al.  Two-dimensional test data compression for scan-based deterministic BIST , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[24]  Alex Orailoglu,et al.  Test volume and application time reduction through scan chain concealment , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[25]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[26]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .