A method and structure are presented for designing and realizing multiplier-free high-order 1-bit digital delta-sigma modulators for lowpass signals. A proven method incorporating empirical knowledge of stability is used to obtain the desired functionality. A close approximation of it is realized by a Lossless Discrete Integrator (LDI) ladder with powers-of-two coefficients and for which the Signal-Transfer Function (STF) is strictly unity. The major hardware requirements for a modulator of order N are 3N adders/subtractors and N registers. The resulting designs achieve close to the maximum possible performances reported in the literature. A 4/sup th/-order, 16-times oversampled Field-Programmable Gate Array (FPGA) prototype displays an inband noise power level of -55 dB. Simulation of a modulator of order 6 and OSR set to 100 yields a 130 dB SNR.
[1]
Richard Schreier,et al.
An empirical study of high-order single-bit delta-sigma modulators
,
1993
.
[2]
Gordon W. Roberts,et al.
Arbitrary-precision signal generation for bandlimited mixed-signal testing
,
1995,
Proceedings of 1995 IEEE International Test Conference (ITC).
[3]
K.C.-H. Chao,et al.
A higher order topology for interpolative modulators for oversampling A/D converters
,
1990
.
[4]
Apparajan Ganesan,et al.
Theory and practical implementation of a fifth-order sigma-delta A/D converter
,
1991
.
[5]
H. Samueli,et al.
An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients
,
1989
.