An efficient scaling procedure for domain CMOS logic

The layout area required by a domino CMOS gate to support a specific response-time performance for a particular capacitive load can be substantially reduced by scaling the NFET chain. A scaling procedure that requires little execution time is described and illustrated by its application to AND, AOI, and OAI domino CMOS gates. The procedure is equally applicable to other forms of dynamics logic. >

[1]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[2]  J. Cooper,et al.  A CMOS microprocessor for telecommunications applications , 1977, 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  M. Shoji.  FFT scaling in Domino CMOS gates , 1985 .

[4]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[5]  C. M. Lee,et al.  High-speed compact circuits with CMOS , 1982 .

[6]  Paul Penfield,et al.  Signal Delay in RC Tree Networks , 1981, 18th Design Automation Conference.

[7]  庄司 正一.  CMOS digital circuit technology , 1988 .

[8]  Carver Mead,et al.  Signal Delay in General RC Networks , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Dileep Divekar.  FET modeling for circuit simulation , 1988 .