FlexiChaP: A reconfigurable ASIP for convolutional, turbo, and LDPC code decoding

Future mobile and wireless communication networks require flexible modem architectures to provide seamless services between different network standards. In this paper we focus on the outer modem which has to support various advanced channel coding techniques like convolutional codes, turbo codes, and low-density parity-check (LDPC) codes. We present an application-specific instruction-set processor (ASIP) which supports convolutional codes, binary/duo-binary turbo codes, and LDPC codes. Special emphasis is put on the support of LDPC codes. The ASIP consists of a special pipeline which is completely optimized for channel decoding. Logic synthesis yields an overall area of 0.62 mm2 for this ASIP in a 65 nm low power technology. Payload throughputs of, e.g., up to 257 Mbps are possible at 400 MHz for the WiMAX and WiFi LDPC codes, outperforming existing ASIP solutions for LDPC decoding by an order of magnitude.

[1]  Chaitali Chakrabarti,et al.  Design and Analysis of LDPC Decoders for Software Defined Radio , 2007, 2007 IEEE Workshop on Signal Processing Systems.

[2]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[3]  Todor Cooklev,et al.  Air Interface for Fixed Broadband Wireless Access Systems , 2004 .

[4]  Gerhard Fettweis,et al.  A High-Throughput Programmable Decoder for LDPC Convolutional Codes , 2007, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP).

[5]  Norbert Wehn,et al.  A Reconfigurable Application Specific Instruction Set Processor for Convolutional and Turbo Decoding in a SDR Environment , 2008, 2008 Design, Automation and Test in Europe.

[6]  J.P. Derutin,et al.  Design of a Scalable Network of Communicating Soft Processors on FPGA , 2007, 2006 International Workshop on Computer Architecture for Machine Perception and Sensing.

[7]  Guido Masera,et al.  ASIP design for partially structured LDPC codes , 2006 .

[8]  J. Glossner,et al.  The sandbridge SB3011 SDR platform , 2006, Joint IST Workshop on Mobile Future, 2006 and the Symposium on Trends in Communications. SympoTIC '06..

[9]  Naresh R. Shanbhag,et al.  VLSI architectures for SISO-APP decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Nader Bagherzadeh,et al.  Design and analysis of a programmable single-chip architecture for DVB-T base-band receiver , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[11]  Ajay Dholakia,et al.  Reduced-complexity decoding of LDPC codes , 2005, IEEE Transactions on Communications.

[12]  Gerhard Fettweis,et al.  Hardware-software codesign of a 14.4 MBit - 64 state - Viterbi decoder for an application-specific digital signal processor , 2003, 2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682).

[13]  Hyunseok Lee,et al.  SODA: A Low-power Architecture For Software Radio , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).

[14]  Vincent Berg,et al.  Low cost LDPC decoder for DVB-S2 , 2006, Proceedings of the Design Automation & Test in Europe Conference.