Convenient method of digital PI-CDR lock-detection for phase noise elimination and enhanced jitter tolerance
暂无分享,去创建一个
Wei Li | Tao Yin | Haigang Yang | Li Tianyi | Xiaodong Xu
[1] Hirotaka Tamura,et al. A 3.2 Gb/s CDR Using Semi-Blind Oversampling to Achieve High Jitter Tolerance , 2007, IEEE Journal of Solid-State Circuits.
[2] Fei Yuan,et al. New 2-D Eye-Opening Monitor for Gb/s Serial Links , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.