Full cmos min-sum analog iterative decoder

Analog iterative decoders are provided that are based on the so-called min-sum algorithm (also referred to as max-sum or max-product, Max-Log-MAP or BP-based decoding) and can be used to decode powerful coding schemes such as low-density parity-check (LDPC) codes and turbo codes. The circuits can be implemented by standard CMOS technology, which means lower fabrication cost and/or simpler design compared to previously reported analog iterative decoders that are based on BiCMOS or sub-threshold CMOS technology. Soft information is passed among variable nodes and parity-check nodes. A low-voltage high-swing Max WTA circuit is also provided. The circuit can be implemented by short channel MOSFET transistors and yet provide a reasonably high degree of accuracy. Applications include soft computing, and analog signal processing, in general. A Min WTA circuit can also be built based on this circuit by subtracting the input currents from a large reference current.

[1]  P.G. Gulak,et al.  A 13.3Mb/s 0.35/spl mu/m CMOS analog turbo decoder IC with a configurable interleaver , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[2]  E. Sanchez-Sinencio,et al.  CMOS winner-take-all circuits: a detailed comparison , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[3]  George S. Moschytz,et al.  An analog VLSI decoding technique for digital codes , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[4]  Daniel J. Costello,et al.  Analog rotating ring decoder for an LDPC convolutional code , 2003, Proceedings 2003 IEEE Information Theory Workshop (Cat. No.03EX674).

[5]  Jinghu Chen,et al.  Density evolution for two improved BP-Based decoding algorithms of LDPC codes , 2002, IEEE Communications Letters.

[6]  Brent Maundy,et al.  A novel current mode winner-take-all circuit for artificial neural networks , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[7]  Edgar Sanchez-Sinencio,et al.  Min-net winner-take-all CMOS implementation , 1993 .

[8]  Vincent C. Gaudet,et al.  Programmable interleaver design for analog iterative decoders , 2002 .

[9]  Joachim Hagenauer,et al.  The analog decoder , 1998, Proceedings. 1998 IEEE International Symposium on Information Theory (Cat. No.98CH36252).

[10]  John Lazzaro,et al.  Winner-Take-All Networks of O(N) Complexity , 1988, NIPS.

[11]  Christian Schlegel,et al.  Importance sampling for SPICE-level verification of analog decoders , 2003, IEEE International Symposium on Information Theory, 2003. Proceedings..

[12]  Edgar Sanchez-Sinencio,et al.  Floating-gate analog implementation of the additive soft-input soft-output decoding algorithm , 2003 .

[13]  J. Hagenauer,et al.  Analog decoders and receivers for high speed applications , 2002, 2002 International Zurich Seminar on Broadband Communications Access - Transmission - Networking (Cat. No.02TH8599).

[14]  Andrea Neviani,et al.  An analog decoder for concatenated magnetic recording schemes , 2002, 2002 IEEE International Conference on Communications. Conference Proceedings. ICC 2002 (Cat. No.02CH37333).

[15]  Andrea Gerosa,et al.  CMOS implementation of all-analogue APP decoders: analysis of performances and limitations , 2001 .

[16]  D.A. Johns,et al.  High-speed CMOS analog Viterbi detector for 4-PAM partial response signalling , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[17]  I. E. Opris,et al.  Analog rank extractors , 1997 .

[18]  Michael M. Green,et al.  CMOS current mirrors with reduced input and output voltage requirements , 1996 .

[19]  Amir H. Banihashemi,et al.  On implementation of min-sum algorithm for decoding low-density parity-check (LDPC) codes , 2002, Global Telecommunications Conference, 2002. GLOBECOM '02. IEEE.

[20]  Vincent C. Gaudet,et al.  Difference metric soft-output detection: architecture and implementation , 2001 .

[21]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[22]  J. Hagenauer,et al.  An all-analog ring network for turbo-detection of convolutionally encoded DPSK signals , 2000, 2000 IEEE International Symposium on Information Theory (Cat. No.00CH37060).

[23]  Brent Maundy.  Min/Max circuit for analog convolutional decoders , 2001 .

[24]  Vincent C. Gaudet,et al.  Analog iterative decoding of error control codes , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).

[25]  R.R. Harrison,et al.  CMOS analog MAP decoder for (8,4) Hamming code , 2004, IEEE Journal of Solid-State Circuits.

[26]  Matthias Frey,et al.  Analog-decoder experiments with subthreshold CMOS soft-gates , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[27]  David A. Johns,et al.  BiCMOS circuits for analog Viterbi decoders , 1998 .

[28]  Hans-Andrea Loeliger,et al.  Decoding in analog VLSI , 1999, IEEE Commun. Mag..

[29]  Hans-Andrea Loeliger.  Analog decoding and beyond , 2001, Proceedings 2001 IEEE Information Theory Workshop (Cat. No.01EX494).

[30]  Hans-Andrea Loeliger,et al.  On mismatch errors in analog-VLSI error correcting decoders , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[31]  Andrea Gerosa,et al.  Analog CMOS implementation of Gallager's iterative decoding algorithm applied to a block turbo code , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[32]  Andrea Gerosa,et al.  An all-analog CMOS implementation of a turbo decoder for hard-disk drive read channels , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[33]  Joachim Hagenauer,et al.  Analog decoders for high rate convolutional codes , 2001, Proceedings 2001 IEEE Information Theory Workshop (Cat. No.01EX494).

[34]  Sangjin Hong,et al.  Decoding performance and complexity analysis for analog and digital channel decoders , 2001, IEEE VTS 53rd Vehicular Technology Conference, Spring 2001. Proceedings (Cat. No.01CH37202).

[35]  Chris J. Myers,et al.  Analog decoding of product codes , 2001, Proceedings 2001 IEEE Information Theory Workshop (Cat. No.01EX494).

[36]  I. E. Opris.  Rail-to-rail multiple-input min/max circuit , 1998 .

[37]  John Taylor,et al.  Low-power CMOS and BiCMOS circuits for analog convolutional decoders , 1999 .

[38]  H. Loeliger,et al.  Probability propagation and decoding in analog VLSI , 1998, Proceedings. 1998 IEEE International Symposium on Information Theory (Cat. No.98CH36252).

[39]  Chris J. Myers,et al.  Cell library for automatic synthesis of analog error control decoders , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[40]  A. Demosthenous,et al.  A 100Mb/s, 2.8V CMOS current-mode analogue Viterbi decoder , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[41]  Brent Maundy,et al.  Versatile current-mode loser-take-all circuits for analog decoders , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).

[42]  M. Moerz,et al.  Analog decoding of high rate tailbiting codes using the dual trellis , 2001, Proceedings. 2001 IEEE International Symposium on Information Theory (IEEE Cat. No.01CH37252).