Adaptable Support for Programming Models in Many­core Architectures

Although many-core architectures have emerged, it is unclear how these should be organized and programmed. We propose an architecture where programmable network interfaces ties processors, local memories, caches and the onchip interconnect together and provide basic primitives that allow for multiple simultaneous programming models.