76-dB DR, 48 fJ/Step Second-Order VCO-Based Current-to-Digital Converter

A continuous-time (CT) second-order <inline-formula> <tex-math notation="LaTeX">$\Delta \Sigma $ </tex-math></inline-formula> current-to-digital converter (CDC) is presented in this paper. The proposed CDC uses two current-controlled ring oscillators as phase-domain integrators to achieve second-order quantization noise shaping. The proposed CDC uses a current-reuse architecture in which the feedback digital-to-analog converter (DAC) is used to bias the first integrator which results in significant power and noise reduction compared to previous prototype. Excess loop delay in the proposed CDC is countered through judicious selection of loop parameters and no auxiliary DAC is used for loop delay compensation. A prototype CDC is implemented in 65nm CMOS and achieves 76dB dynamic range at a bandwidth of 0.2MHz from 1V supply with a walden FoM of 48fJ/step which is <inline-formula> <tex-math notation="LaTeX">$9\times $ </tex-math></inline-formula> improvement on the state-of-the-art.

[1]  Pieter Rombouts,et al.  A Pulse Frequency Modulation Interpretation of VCOs Enabling VCO-ADC Architectures With Extended Noise Shaping , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Hwasuk Cho,et al.  A Low-Power Wide Dynamic-Range Current Readout Circuit for Ion-Sensitive FET Sensors , 2017, IEEE Transactions on Biomedical Circuits and Systems.

[3]  Nan Sun,et al.  Second-order VCO-based ΔΣ ADC using a modified DPLL , 2016 .

[4]  Nan Sun,et al.  A hybrid SAR-VCO ΔΣ ADC with first-order noise shaping , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[5]  Xiuling Wang,et al.  A High Dynamic Range CMOS Image Sensor With Inpixel Light-to-Frequency Conversion , 2006, IEEE Transactions on Electron Devices.

[6]  Eric R. Fossum,et al.  CMOS image sensors: electronic camera on a chip , 1995, Proceedings of International Electron Devices Meeting.

[7]  Bruce A. Wooley,et al.  A low noise current readout architecture for fluorescence detection in living subjects , 2011, 2011 IEEE International Solid-State Circuits Conference.

[8]  Michael H. Perrott,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time ΣΔ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, VLSIC 2008.

[9]  Nan Sun,et al.  A 18.5-fJ/step VCO-based 0–1 MASH ΔΣ ADC with digital background calibration , 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).

[10]  Luis Hernández,et al.  Analytical Evaluation of VCO-ADC Quantization Noise Spectrum Using Pulse Frequency Modulation , 2015, IEEE Signal Processing Letters.

[11]  Mohammadhadi Danesh,et al.  0.43nJ, 0.48pJ/step Second-Order ΔΣ Current-to-Digital Converter for IoT Applications , 2019, 2019 IEEE International Symposium on Circuits and Systems (ISCAS).

[12]  Pavan Kumar Hanumolu,et al.  A Highly Digital VCO-Based ADC Architecture for Current Sensing Applications , 2015, IEEE Journal of Solid-State Circuits.

[13]  Ali Hajimiri,et al.  Virtual damping and Einstein relation in oscillators , 2003, IEEE J. Solid State Circuits.

[14]  Luis Hernández,et al.  Frequency-encoded integrators applied to filtering and sigma-delta modulation , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[15]  Ian Galton,et al.  A mostly digital variable-rate continuous-time ADC ΔΣ modulator , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[16]  Woodward Yang,et al.  A wide-dynamic-range, low-power photosensor array , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[17]  Mohammadhadi Danesh,et al.  A Highly Digital Second-Order Oversampling TDC , 2018, IEEE Solid-State Circuits Letters.

[18]  E J Bayly,et al.  Spectral analysis of pulse frequency modulation in the nervous systems. , 1968, IEEE transactions on bio-medical engineering.

[19]  G A Jullien,et al.  A Wireless-Implantable Microsystem for Continuous Blood Glucose Monitoring , 2009, IEEE Transactions on Biomedical Circuits and Systems.

[20]  Roman Genov,et al.  CMOS impedance spectrum analyzer with dual-slope multiplying ADC , 2011, 2011 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[21]  Boris Murmann,et al.  A 56MΩ CMOS TIA for MEMS applications , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[22]  W. Snelgrove,et al.  Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[23]  Nan Sun,et al.  A 174.3-dB FoM VCO-Based CT $\Delta \Sigma $ Modulator With a Fully-Digital Phase Extended Quantizer and Tri-Level Resistor DAC in 130-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[24]  A. Dingwall,et al.  Low-power monolithic COS/MOS dual-slope 11-bit A/D converter , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[25]  Sanjeev Tannirkulam Chandrasekaran,et al.  2nd-Order VCO-based CT ΔΣ ADC architecture , 2017, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS).

[26]  Mohammadhadi Danesh,et al.  Highly Digital Second-Order $\Delta\Sigma$ VCO ADC , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.