论文信息 - A 0.13µm 8Mb logic based CuxSiyO resistive memory with self-adaptive yield enhancement and operation power reduction

A 0.13µm 8Mb logic based CuxSiyO resistive memory with self-adaptive yield enhancement and operation power reduction

A 0.13μm 8Mb CuxSiyO resistive memory test macro with 20F2 cell size is developed based on logic process for the first time. Smart and adaptive assist write and read circuit are proposed and verified in order to fix yield and power consumption issues from large write speed and high temperature resistance variation. SAWM (self-adaptive write mode) helps to enlarge Roff/Ron window from 8X to 24X at room temperature. The reset bit yield is improved from 61.5% to 100% and large power consumption is eliminated after set success. SARM (Self-adaptive read mode) improves read bit yield from 98% to 100% at 125°C. The typical access time of on-pitch voltage sensing SA(sense amplifier) is 21ns and high bandwidth throughput is supported.

[1] P. Schrogmeier,et al. Time Discrete Voltage Sensing and Iterative Programming Control for a 4F2 Multilevel CBRAM , 2007, 2007 IEEE Symposium on VLSI Circuits.

[2] J. G. Wu,et al. A novel CuxSiyO resistive memory in logic technology with excellent data retention and resistance distribution for embedded applications , 2010, 2010 Symposium on VLSI Technology.

[3] P. Zhou,et al. Improvement of Resistive Switching in $\hbox{Cu}_{x} \hbox{O}$ Using New RESET Mode , 2008, IEEE Electron Device Letters.