Developing a systematic approach to metal gates and high-k dielectrics in future-generation CMOS