Design of Three-Stage Nested-Miller Compensated Operational Amplifiers Based on Settling Time

Settling performance of operational amplifiers (opamps) is of great importance in analog signal-processing applications. Among different architectures, three-stage amplifiers are gaining more attention between analog circuit designers of modern technologies with small supply voltages where few devices can be stacked. Previous attempts to design and optimize a three-stage opamp based on settling time suffer from lack of a comprehensive analysis of the settling behavior and closed-form relationships between settling time/error and other parameters. In this paper, a thorough analysis of the settling response of three- stage nested-Miller-compensated opamps, including linear and non-linear sections, is presented. Based on this analysis, a design methodology is presented which determines the circuit requirements to achieve a desired settling time/error. It allows optimizations in power consumption and area based on settling time.

[1]  Reza Lotfi,et al.  Design of high-speed two-stage cascode-compensated operational amplifiers based on settling time and open-loop parameters , 2008, Integr..

[2]  Andrea Pugliese,et al.  Nested Miller compensation capacitor sizing rules for fast-settling amplifier design , 2005 .

[3]  Gaetano Palumbo,et al.  Well-defined design procedure for a three-stage CMOS OTA , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  Gaetano Palumbo,et al.  Analytical comparison of frequency compensation techniques in three‐stage amplifiers , 2008, Int. J. Circuit Theory Appl..

[5]  Gaetano Palumbo,et al.  Advances in Reversed Nested Miller Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Ka Nang Leung,et al.  Analysis of multistage amplifier-frequency compensation , 2001 .

[7]  Reza Lotfi,et al.  Design of low-power single-stage operational amplifiers based on an optimized settling model , 2009 .

[8]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[9]  Gaetano Palumbo,et al.  Design methodology and advances in nested-Miller compensation , 2002 .

[10]  Gaetano Palumbo,et al.  Single Miller capacitor frequency compensation with nulling resistor for three-stage amplifiers , 2007, 2007 18th European Conference on Circuit Theory and Design.

[11]  Gaetano Palumbo,et al.  Design Procedures for Three-Stage CMOS OTAs With Nested-Miller Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Davide Marano,et al.  Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Gaetano Palumbo,et al.  Current mode filters using two output inverting CCII , 2008 .

[14]  Gaetano Palumbo,et al.  Three-Stage CMOS OTA for Large Capacitive Loads With Efficient Frequency Compensation Scheme , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Andrea Pugliese,et al.  Design Procedure for Settling Time Minimization in Three-Stage Nested-Miller Amplifiers , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Shen-Iuan Liu,et al.  Capacitor-free low dropout regulators using nested Miller compensation with active resistor and 1-bit programmable capacitor array , 2008, IET Circuits Devices Syst..

[17]  W. Sansen,et al.  Transconductance with capacitances feedback compensation for multistage amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[18]  Johan H. Huijsing,et al.  Frequency Compensation Techniques for Low-Power Operational Amplifiers , 1995 .

[19]  Michiel Steyaert,et al.  Settling time analysis of third order systems , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[21]  Shen-Iuan Liu,et al.  Sub-1V capacitor-free low-dropout regulator , 2006 .