Migrating Java Threads with Fuzzy Control on Asymmetric Multicore Systems for Better Energy Delay Product

Asymmetric multicore systems had been studied as a new hardware platform toward performance-power efficiency for the execution of application programs. Each core in the system has distinct performance and power characteristics. When exploiting asymmetric multicore systems, a major issue is to distribute threads to various cores. In this work, we build a pseudo asymmetric system by the dynamic voltage frequency scaling (DVFS) mechanism on Intel core-i7 920 for physical power measurement and implement a tool agent for regular JVM to form an asymmetric-aware JVM that supervises the execution of Java threads and migrates threads with a fuzzycontrol scheduler. For result inspection, we consider energy delay product (EDP) as a metric to reveal the compromise between performance and energy use. Our fuzzy-control scheduler results in EDP benefit for some benchmarks and lower overall energy consumption. 1 Keywords-Asymmetric multicore; JVM; power efficiency; schedule;

[1]  Lotfi A. Zadeh,et al.  Fuzzy logic, neural networks, and soft computing , 1993, CACM.

[2]  Alexandra Fedorova,et al.  Towards better performance per watt in virtual environments on asymmetric single-ISA multi-core systems , 2009, OPSR.

[3]  Stacey Jeffery,et al.  HASS: a scheduler for heterogeneous multicore systems , 2009, OPSR.

[4]  Norman P. Jouppi,et al.  Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..

[5]  T. Pavlidis,et al.  Fuzzy sets and their applications to cognitive and decision processes , 1977 .

[6]  Dean M. Tullsen,et al.  Fast switching of threads between cores , 2009, OPSR.

[7]  Norman P. Jouppi,et al.  Heterogeneous chip multiprocessors , 2005, Computer.

[8]  Gu-Yeon Wei,et al.  Thread motion: fine-grained power management for multi-core systems , 2009, ISCA '09.

[9]  Vanish Talwar,et al.  Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems , 2008, IEEE Micro.

[10]  Manuel Prieto,et al.  Maximizing Power Efficiency with Asymmetric Multicore Systems , 2009, ACM Queue.

[11]  José Pineda de Gyvez,et al.  Dynamic voltage scaling based on supply current tracking using fuzzy Logic controller , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[12]  Tong Li,et al.  Efficient operating system scheduling for performance-asymmetric multi-core architectures , 2007, Proceedings of the 2007 ACM/IEEE Conference on Supercomputing (SC '07).

[13]  Brad Calder,et al.  Discovering and Exploiting Program Phases , 2003, IEEE Micro.

[14]  Li-Xin Wang,et al.  A Course In Fuzzy Systems and Control , 1996 .

[15]  Soraya Ghiasi,et al.  Scheduling for heterogeneous processors in server systems , 2005, CF '05.

[16]  M. Gillespie White Paper Preparing for the Second Stage of Multi-Core Hardware: Asymmetric (Heterogeneous) Cores , 2008 .

[17]  Ravi Rajwar,et al.  The impact of performance asymmetry in emerging multicore architectures , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[18]  Peter F. Sweeney,et al.  Understanding the cost of thread migration for multi-threaded Java applications running on a multicore platform , 2009, 2009 IEEE International Symposium on Performance Analysis of Systems and Software.

[19]  Mark D. Hill,et al.  Amdahl's Law in the Multicore Era , 2008 .