A Post-Bond TSVs Test Solution for Leakage Fault

During the 3-D ICs manufacturing process, TSVs are susceptible to undergo different faults. Among these faults, the leakage fault is one of the most common cases. In this paper, a new test structure based on the improved ring oscillator circuit is proposed to detect the TSV leakage fault. An accurate TSV leakage fault model extracted from three-dimensional full-wave simulation is adopted in the test structure. HSPICE Monte Carlo simulation shows that the proposed test structure can detect the weak leakage faults with no less than 0.2025um2 pin-hole area, which is a larger coverage compared with the traditional test structure.

[1]  Rüdiger Dillmann,et al.  Computer-Aided Design and Manufacturing , 1986, Symbolic Computation.

[2]  Rashid Rashidzadeh,et al.  TSV Extracted Equivalent Circuit Model and an On-Chip Test Solution , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  P. V. M. Rao,et al.  Computer Aided Design and Manufacturing , 2014 .

[4]  Joungho Kim,et al.  High-frequency through-silicon Via (TSV) failure analysis , 2011, 2011 IEEE 20th Conference on Electrical Performance of Electronic Packaging and Systems.

[5]  Nikolaos Georgoulopoulos,et al.  Effectiveness evaluation of the TSV fault detection method using ring oscillators , 2017, 2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST).

[6]  Krishnendu Chakrabarty,et al.  Contactless Pre-Bond TSV Test and Diagnosis Using Ring Oscillators and Multiple Voltage Levels , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Krishnendu Chakrabarty,et al.  Contactless pre-bond TSV fault diagnosis using duty-cycle detectors and ring oscillators , 2015, 2015 IEEE International Test Conference (ITC).

[8]  Shi-Yu Huang,et al.  A unified method for parametric fault characterization of post-bond TSVs , 2012, 2012 IEEE International Test Conference.

[9]  Yervant Zorian,et al.  Testing 3D chips containing through-silicon vias , 2009, 2009 International Test Conference.

[10]  Shi-Yu Huang,et al.  Pre-Bond and Post-Bond Testing of TSVs and Die-to-Die Interconnects , 2016, 2016 IEEE 25th Asian Test Symposium (ATS).

[11]  Daniel Arumí,et al.  Post-bond test of Through-Silicon Vias with open defects , 2014, 2014 19th IEEE European Test Symposium (ETS).

[12]  Shi-Yu Huang,et al.  Small delay testing for TSVs in 3-D ICs , 2012, DAC Design Automation Conference 2012.

[13]  Shi-Yu Huang,et al.  Parametric Delay Test of Post-Bond Through-Silicon Vias in 3-D ICs via Variable Output Thresholding Analysis , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Alkis A. Hatzopoulos,et al.  Oscillation-based technique for TSV post-bond test considerations , 2017, 2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST).

[15]  Bryan Black,et al.  3D processing technology and its impact on iA32 microprocessors , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[16]  Daniel Arumí,et al.  Prebond Testing of Weak Defects in TSVs , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.