Ultra-High-Voltage Charge Pump Circuit in Low-Voltage Bulk CMOS Processes With Polysilicon Diodes

An on-chip ultra-high-voltage charge pump circuit realized with the polysilicon diodes in the low-voltage bulk CMOS process is proposed in this work. Because the polysilicon diodes are fully isolated from the silicon substrate, the output voltage of the charge pump circuit is not limited by the junction breakdown voltage of MOSFETs. The polysilicon diodes can be implemented in the standard CMOS processes without extra process steps. The proposed ultra-high-voltage charge pump circuit has been fabricated in a 0.25-mum 2.5-V standard CMOS process. The output voltage of the four-stage charge pump circuit with 2.5-V power-supply voltage (VDD=2.5 V) can be pumped up to 28.08 V, which is much higher than the n-well/p-substrate breakdown voltage (~18.9 V) in a 0.25-mum 2.5-V bulk CMOS process

[1]  Chingwei Yeh,et al.  Design techniques for single-low-V/sub DD/ CMOS systems , 2005 .

[2]  Jieh-Tsorng Wu,et al.  MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.

[3]  J. D. Vos,et al.  High-voltage CdSe-Ge TFT driver circuits for passive AC-TFEL displays , 1999 .

[4]  Ming-Dou Ker,et al.  Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes , 2006, IEEE J. Solid State Circuits.

[5]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[6]  K. Muhlemann,et al.  A 30-V row/column driver for flat-panel liquid crystal displays , 1988 .

[7]  Gaetano Palumbo,et al.  Charge pump circuits with only capacitive loads: optimized design , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Angela Arapoyanni,et al.  A CMOS charge pump for low voltage operation , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[9]  Guido Torelli,et al.  Efficiency comparison between doubler and Dickson charge pumps , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[10]  H. Mantooth,et al.  A high voltage Dickson charge pump in SOI CMOS , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[11]  M. Ker,et al.  Investigation on RF Characteristics of Stacked P-I-N Polysilicon Diodes for ESD Protection Design in 0.18-μm CMOS Technology , 2006, 2006 International Symposium on VLSI Technology, Systems, and Applications.

[12]  Kentaro Watanabe,et al.  High-voltage transistor scaling circuit techniques for high-density negative-gate channel-erasing NOR flash memories , 2002 .

[13]  H. Alan Mantooth,et al.  Design technique of an on-chip, high-voltage charge pump in SOI , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[14]  G. Palumbo,et al.  Charge-pump circuits: power-consumption optimization , 2002 .

[15]  Ming-Dou Ker,et al.  Design of negative charge pump circuit with polysilicon diodes in a 0.25 /spl mu/m CMOS process , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.

[16]  H. Alan Mantooth,et al.  A technique to increase the efficiency of high-voltage charge pumps , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.