Linear MIMO equalization for high-speed chip-to-chip communication
暂无分享,去创建一个
[1] Goichi Ono,et al. A 12.3-mW 12.5-Gb/s Complete Transceiver in 65-nm CMOS Process , 2010, IEEE Journal of Solid-State Circuits.
[2] Azita Emami-Neyestanak,et al. A 15-Gb/s 0.5-mW/Gbps Two-Tap DFE Receiver With Far-End Crosstalk Cancellation , 2011, IEEE Journal of Solid-State Circuits.
[3] Keshab K. Parhi,et al. Novel FEXT Cancellation and Equalization for High Speed Ethernet Transmission , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Gerhard P. Fettweis,et al. The Tactile Internet: Applications and Challenges , 2014, IEEE Vehicular Technology Magazine.
[5] Christian Menolfi,et al. An 8Gb/s 1.5mW/Gb/s 8-tap 6b NRZ/PAM-4 Tomlinson-Harashima precoding transmitter for future memory-link applications in 22nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[6] Cong Gao,et al. The Generalized ICN for 25Gbps+ channel using NRZ, PAM-M or Duobinary coding scheme , 2012, 2012 IEEE International Symposium on Electromagnetic Compatibility.
[7] Xiaoxiong Gu,et al. Is 25 Gb/s On-Board Signaling Viable? , 2009, IEEE Transactions on Advanced Packaging.
[8] Thomas Toifl,et al. A 10 Gb/s 8-Tap 6b 2-PAM/4-PAM Tomlinson–Harashima Precoding Transmitter for Future Memory-Link Applications in 22-nm SOI CMOS , 2013, IEEE Journal of Solid-State Circuits.
[9] Antonio Orlandi,et al. Design and modeling for chip-to-chip communication at 20 Gbps , 2010, 2010 IEEE International Symposium on Electromagnetic Compatibility.
[10] S. Gowda,et al. A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology , 2006, IEEE Journal of Solid-State Circuits.