A new vertical MOSFET "Vertical Logic Circuit (VLC) MOSFET" suppressing asymmetric characteristics and realizing an ultra compact and robust logic circuit

Recent studies focused on the vertical MOSFET's have brought out their performance merits, such as 1) the transistor area reduction for the circuit design, 2) no threshold increase by the back-bias effect, 3) the suppression of the short channel effect, 4) the sub-threshold swing decrease, and 5) the increase in the driving current density [1]-[4]. However, due to the device structure of the typical vertical MOSFET's, the top and bottom contacts for the source or drain have different resistances because there is a diffused silicon wiring area in the bottom. Thereby, it has the asymmetric current characteristics [5] between the top and bottom nodes. So far, the impacts on the practical circuit performance with the vertical MOSFET's have not been investigated in details. This paper is devoted to examining the asymmetric characteristics of the conventional vertical MOSFET, proposing a new vertical MOSFET which can suppress the asymmetric characteristics, and validating its impact on an ultra compact and robust logic circuit.

[1]  Tetsuo Endoh,et al.  Scalability of Vertical MOSFETs in Sub-10 nm Generation and Its Mechanism , 2008, IEICE Trans. Electron..

[2]  Dong Woo Kim,et al.  Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[3]  Fumio Horiguchi,et al.  Multi-pillar surrounding gate transistor (M-SGT) for compact and high-speed circuits , 1991 .

[4]  James D. Plummer,et al.  Performance of the 3-D PENCIL flash EPROM cell and memory array , 1995 .

[5]  Tetsuo Endoh,et al.  Study of Self-Heating in Si Nano Structure for Floating Body-Surround Gate Transistor with High-k Dielectric Films , 2007 .

[6]  Tetsuo Endoh,et al.  An Accurate Model of Fully-Depleted Surrounding Gate Transistor (FD-SGT) , 1997 .

[7]  F. Horiguchi,et al.  Analysis of LDD transistor asymmetry susceptibility in VLSI circuits , 1985, 1985 International Electron Devices Meeting.

[8]  Fujio Masuoka,et al.  An Analytic Steady-State Current-Voltage Characteristics of Short Channel Fully-Depleted Surrounding Gate Transistor (FD-SGT) , 1997 .

[9]  Sang-Yun Lee,et al.  3D IC architecture for high density memories , 2010, 2010 IEEE International Memory Workshop.

[10]  Fumio Horiguchi,et al.  High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs , 1988, Technical Digest., International Electron Devices Meeting.

[11]  Y. Iwata,et al.  Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices , 2006, 2009 Symposium on VLSI Technology.

[12]  T. Endoh,et al.  Novel ultra high density flash memory with a stacked-surrounding gate transistor (S-SGT) structured cell , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).