Novel frequency hopping sequences generator based on AES algorithm

A novel frequency hopping (FH) sequences generator based on advanced encryption standard (AES) iterated block cipher is proposed for FH communication systems. The analysis shows that the FH sequences based on AES algorithm have good performance in uniformity, correlation, complexity and security. A high-speed, low-power and low-cost ASIC of FH sequences generator is implemented by optimizing the structure of S-Box and MixColumns of AES algorithm, proposing a hierarchical power management strategy, and applying the dynamic clock gating technology based on finite state machine and clock gating. SMIC 0.18 μm standard CMOS technology shows that the scale of ASIC is only about 10.68 kgate, power consumption is 33.8 μW/MHz, and the maximum hop-rate is 1 098 901 hop/s. This design is suitable for portable FH communication system for its advantages in high-security and hop-rate, low-power and low-cost. The proposed FH sequences generator has been employed in Bluetooth SoC design.

[1]  Tung-Chou Chen,et al.  Arithmetic Unit for Finite Field ${\rm GF}(2^{m})$ , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Zhou Jiong-pan.  Survey of theoretical bounds and practical constructions for frequency hopping sequences , 2003 .

[3]  Ho Yean Li,et al.  Heuristic cryptanalysis of classical and modern ciphers , 2015, 2005 13th IEEE International Conference on Networks Jointly held with the 2005 IEEE 7th Malaysia International Conf on Communic.

[4]  Andreas Wortmann,et al.  The impact of clock gating schemes on the power dissipation of synthesizable register files , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[5]  P.V. Anandmohan,et al.  High Throughput, low cost, Fully Pipelined Architecture for AES Crypto Chip , 2006, 2006 Annual IEEE India Conference.

[6]  Jun Han,et al.  Very Low-cost VLSI Implementation of AES Algorithm , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[7]  Zan Li,et al.  A novel family of frequency hopping sequences for multi-hop Bluetooth networks , 2003, IEEE Trans. Consumer Electron..

[8]  M.Y. Javed,et al.  A Performance Comparison of Data Encryption Algorithms , 2005, 2005 International Conference on Information and Communication Technologies.

[9]  R. A. Rueppel.  Analysis and Design of Stream Ciphers , 2012 .

[10]  Hu Bin.  Structure of Frequency Hopping Sequences Family Based on Stream Cipher , 2007 .

[11]  Chi-Jeng Chang,et al.  Compact FPGA implementation of 32-bits AES algorithm using Block RAM , 2007, TENCON 2007 - 2007 IEEE Region 10 Conference.

[12]  Masaya Sumita,et al.  Low Power Techniques for Mobile Application SoCs Based on Integrated Platform "UniPhier" , 2007, 2007 Asia and South Pacific Design Automation Conference.

[13]  S. Gurunarayanan,et al.  SOC design of a Low Power Wireless Sensor network node for Zigbee Systems , 2006, 2006 International Conference on Advanced Computing and Communications.

[14]  Charles J. Colbourn,et al.  Optimal frequency-hopping sequences via cyclotomy , 2005, IEEE Transactions on Information Theory.

[15]  David Salomon,et al.  Data Privacy and Security , 2003, Springer New York.

[16]  Yu-Jung Huang,et al.  Efficient Implementation of AES IP , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[17]  Luca Benini,et al.  A scalable algorithm for RTL insertion of gated clocks based on ODCs computation , 2005 .

[18]  James L. Massey,et al.  Shift-register synthesis and BCH decoding , 1969, IEEE Trans. Inf. Theory.