论文信息 - REMIC - design of a reactive embedded microprocessor core

REMIC - design of a reactive embedded microprocessor core

Reactivity on external events is an important feature of almost all embedded systems. In this paper we present the design of a new, reactive embedded microprocessor called REMIC, that supports reactivity in a new way following the paradigm of synchronous system level language Esterel. The rationale for REMIC design, its novel features with the design details and some performance figures are presented to demonstrate its suitability for embedded systems. Besides single processor systems, REMIC can be easily combined into multiple processor architectures that support real concurrency.

Dong Hui | M. Biglari-Abhari | Z. Salcic | P. Roop

[1] Ben Lee,et al. X32V: A Design of Configurable Processor Core for Embedded Systems , 2004, ESA/VLSI.

[2] Stephen A. Edwards,et al. Design of embedded systems: formal models, validation, and synthesis , 1997, Proc. IEEE.

[3] Zoran A. Salcic,et al. HiDRA: A New Architecture for Heterogeneous Embedded Systems , 2004, ESA/VLSI.

[4] Luciano Lavagno,et al. ECL: a specification environment for system-level design , 1999, DAC '99.

[5] Hassan Gomaa,et al. Designing concurrent, distributed, and real-time applications with UML , 2000, ICSE.

[6] Zoran A. Salcic,et al. Customizing Processor Cores to Support Reactivity , 2004, ERSA.

[7] Frédéric Boussinot,et al. The ESTEREL language , 1991, Proc. IEEE.

[8] Ricardo E. Gonzalez,et al. Xtensa: A Configurable and Extensible Processor , 2000, IEEE Micro.

[9] Zoran A. Salcic,et al. Towards direct execution of esterel programs on reactive processors , 2004, EMSOFT '04.

[10] Luciano Lavagno,et al. Design of Embedded Systems , 2005, Embedded Systems Handbook.

[11] Zoran A. Salcic,et al. REFLIX: a processor core with native support for control-dominated embedded applications , 2004, Microprocess. Microsystems.