Investigation on hot carrier effects in n-type short-channel junctionless nanowire transistors
暂无分享,去创建一个
Yoon-Ha Jeong | Jeong-Soo Lee | Myung-Dong Ko | Jeong-Soo Lee | Y. Jeong | M. Ko | Chan-Hoon Park | Ki-Hyun Kim | Chan-Hoon Park | Ki-Hyun Kim
[1] S.C. Rustagi,et al. High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devices , 2006, IEEE Electron Device Letters.
[2] A. Kranti,et al. Junctionless nanowire transistor (JNT): Properties and design guidelines , 2010, 2010 Proceedings of the European Solid State Device Research Conference.
[3] $C$ – $V$ Characteristics in Undoped Gate-All-Around Nanowire FET Array , 2011 .
[4] Chi-Woo Lee,et al. Junctionless multigate field-effect transistor , 2009 .
[5] U. Chung,et al. Fabrication of body-tied FinFETs (Omega MOSFETs) using bulk Si wafers , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).
[6] Chi-Woo Lee,et al. Reduced electric field in junctionless transistors , 2010 .
[7] Chi-Woo Lee,et al. Nanowire transistors without junctions. , 2010, Nature nanotechnology.
[8] R. Degraeve,et al. Competing Degradation Mechanisms in Short-Channel Transistors Under Channel Hot-Carrier Stress at Elevated Temperatures , 2009, IEEE Transactions on Device and Materials Reliability.
[9] M. J. Deen,et al. Electrical characteristics of 20-nm junctionless Si nanowire transistors , 2012 .